

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512eff100-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
EBIOE	—	9	A7	13	0	—	External Bus Interface Output Enable
EBIRDY1	—	60	B34	86	I	ST	External Bus Interface Ready Input
EBIRDY2	—	58	A39	84	I	ST	
EBIRDY3	—	57	B45	116	I	ST	
EBIRP	_	_	—	45	0	_	External Bus Interface Flash Reset Pin
EBIWE	_	8	B5	12	0	_	External Bus Interface Write Enable
Legend:	CMOS = CI	MOS-comp	atible input	or output		Analog =	Analog input P = Power

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog inputP = PowerO = OutputI = InputPPS = Peripheral Pin Select

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
31.24				FCC<7:1>				FS	
22.10	R/W-x	R/W-x	R/W-x	R-0	R-1	R-1	R/W-x	R/W-x	
23:16	FCC<0>	FO	FN	MAC2008	ABS2008	NAN2008	CAUS	E<5:4>	
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
15:8		CALISE	-2.0		ENABLE	S<4:1>			
		CAUSE	<3.0>		V	Z	0	U	
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	
7:0	ENABLES<0>			FLAGS<4:0>		<1·0>			
	I	V	Z	0	U	I		\$1.0/	

## REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-25 FCC<7:1>: Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

#### bit 24 **FS:** Flush to Zero control bit

1 = Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings.
 0 = Denormal input operands result in an Unimplemented Operation exception.

## bit 23 FCC<0>: Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

- bit 22 **FO:** Flush Override Control bit
  - 1 = The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception.
  - 0 = Handling of Tiny Result values depends on setting of the FS bit.

## bit 21 FN: Flush to Nearest Control bit

- 1 = Final result is rounded to either zero or 2E\_min (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1.
   0 = Handling of Tiny Result values depends on setting of the FS bit.
- bit 20 MAC2008: Fused Multiply Add mode control bit
  - 0 = Unfused multiply-add. Intermediary multiplication results are rounded to the destination format.
- bit 19 ABS2008: Absolute value format control bit
  - 1 = ABS.fmt and NEG.fmt instructions compliant with IEEE Standard 754-2008. The ABS and NEG functions accept QNAN inputs without trapping.
- bit 18 NAN2008: NaN Encoding control bit
  - 1 = Quiet and signaling NaN encodings recommended by the IEEE Standard 754-2008. A quiet NaN is encoded with the first bit of the fraction being 1 and a signaling NaN is encoded with the first bit of the fraction being 0.

#### bit 17-12 CAUSE<5:0>: FPU Exception Cause bits

These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.

bit 17 E: Unimplemented Operation bit

# TABLE 4-15: SYSTEM BUS TARGET 7 REGISTER MAP

ess											Bits								
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	MULTI	_				CODE	<3:0>		—	-		—	-	—	—	—	0000
9020	SBITELOGI	15:0				INI	TID<7:0>					REGIO	N<3:0>		_	C	CMD<2:0>		0000
0004		31:16	_	_	—	—	—	_	_	—	_	_	—	_	_	_	_	—	0000
9024	SBITELOG2	15:0	_	_	_	_	—	_	_	—	_	_	_	_	_	_	GROU	P<1:0>	0000
0000		31:16	-	_	_	_	_	—	_	ERRP	_	_	_	_	_	_	_	_	0000
9028	SBITECON	15:0	_	_			_	_	—	_	_		_	—	—	—	—	—	0000
0020		31:16	_	_			_	_	—	_	_		_	—	—	—	—	—	0000
9030	3B17ECLR3	15:0	_						_	_	_			-	—	-	-	CLEAR	0000
00.38		31:16	_						_	_	_			-	—	-	-	-	0000
9030	3BT/ECLRIVI	15:0	_						_	_	_			-	—	-	-	CLEAR	0000
0040	SBT7DECO	31:16								BAS	SE<21:6>								xxxx
9040	SBITKEGU	15:0			BA	SE<5:0>			PRI	_	SIZE<4:0> — —					—	xxxx		
0050		31:16	—	—	-	-	_	-	—	_	—	_	_	_	—	—	—	—	xxxx
9030	SBITKDO	15:0	—	—	-	-	_	-	—	_	—	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0059		31:16	—	—	-	-	_	-	—	_	—	_	_	_	—	—	—	—	xxxx
3030	3017 1110	15:0	—	—	—	—	—	_	_	—	_	—	_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
90.60	SBT7REG1	31:16							-	BAS	SE<21:6>								xxxx
9000	SBITKEGT	15:0			BA	SE<5:0>			PRI	—			SIZE<4:0	>		—	—	—	xxxx
9070	SBT7RD1	31:16	—	—	_	_	—	_	—	—	_	_	_	—	—	_	—	—	xxxx
3070	SB1/KD1	15:0	—	_	_	_	—	_	—	—	_	_	_	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
0079	SBT7WP1	31:16	—	—	—	_	_	_	—	_	_	_	_	—	_	—	_	_	xxxx
3010	JUL WRI	15:0	_	-	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

#### REGISTER 4-9: SBTxRDy: SYSTEM BUS TARGET 'x' REGION 'y' READ PERMISSIONS REGISTER ('x' = 0-13; 'y' = 0-8)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	-	—	-	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-1
7.0	—	_	—		GROUP3	GROUP2	GROUP1	GROUP0

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

- bit 31-4 Unimplemented: Read as '0'
- bit 3 Group3: Group3 Read Permissions bits
  - 1 = Privilege Group 3 has read permission
    - 0 = Privilege Group 3 does not have read permission
- bit 2 Group2: Group2 Read Permissions bits
  - 1 = Privilege Group 2 has read permission
  - 0 = Privilege Group 2 does not have read permission

## bit 1 Group1: Group1 Read Permissions bits

- 1 = Privilege Group 1 has read permission
- 0 = Privilege Group 1 does not have read permission
- bit 0 **Group0:** Group0 Read Permissions bits
  - 1 = Privilege Group 0 has read permission
    - 0 = Privilege Group 0 does not have read permission

#### Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.

2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y			
31:24	—	—	—	—		F	PLLODIV<2:0:	>			
22.46	U-0	R/W-y	R/W-y	R/W-y R/W-y		R/W-y	R/W-y	R/W-y			
23.10	—	PLLMULT<6:0>									
15.0	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y			
15.0	—						PLLIDIV<2:0>				
7.0	R/W-y	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y			
7:0	PLLICLK				_	Pl	LRANGE<2:	0>			

## REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

Legend:	y = Value set from Configuration bits on POR							
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

#### bit 31-27 Unimplemented: Read as '0'

## bit 26-24 PLLODIV<2:0>: System PLL Output Clock Divider bits

111 = Reserved 110 = Reserved 101 = PLL Divide by 32 100 = PLL Divide by 16 011 = PLL Divide by 8 010 = PLL Divide by 4 001 = PLL Divide by 2 000 = Reserved

The default setting is specified by the FPLLODIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

#### bit 23 Unimplemented: Read as '0'

#### bit 22-16 PLLMULT<6:0>: System PLL Multiplier bits

- 1111111 = Multiply by 128 1111110 = Multiply by 127 1111101 = Multiply by 126 1111100 = Multiply by 125
- •

## 0000000 = Multiply by 1

The default setting is specified by the FPLLMULT<6:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

#### bit 15-11 Unimplemented: Read as '0'

Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.
 Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

<i>(</i> 0		 						-,			Bits								
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3028	USB	31:16								D	ATA<31:16>								0000
0020	FIFO2	15:0								C	DATA<15:0>								0000
302C	USB	31:16								D	ATA<31:16>								0000
	FIFU3	15:0								0	DATA<15:0>								0000
3030	USB FIFO4	31:16		DAIA<31:16> 0000															
		31.16		DATA<15:0> 0000															
3034	FIFO5	15.0								р г	ATA<51.10>								0000
	LISB	31:16								D	ATA<31:16>								0000
3038	FIFO6	15:0								C	DATA<15:0>								0000
	USB	31:16		DATA<31:16> 0000															
3030	FIF07	15:0		DATA<15:0> 0000															
2060	USBOTO	31:16	—	<u>– – RXDPB RXFIFOSZ&lt;3:0&gt; – – – TXDPB TXFIFOSZ&lt;3:0&gt; 000</u>															
3060	036016	15:0	—	TXEDMA RXEDMA BDEV FSDEV LSDEV VBUS<1:0> HOSTMODE HOSTREQ SESSION 0080															
3064	USB	31:16	—	—	—							RXFIFOAD<	12:0>						0000
	FIFOA	15:0	_	_								TXFIFOAD<1	12:0>						0000
306C	USB	31:16	_	_	-	—	_	—	—	—	—	—	—	_	—	-	—	_	0000
	HWVER	15:0	RC		VE	RMAJOR<4:	0>					MEO	VERMINC	)R<9:0>	1		0		0800
3078	USB INFO	31:16		DMACHAN	10 - 2-0-	VPLEN	<7:0>	DAMD	ITC -2:05								:U>		3C5C
		31.16	_	DIVIACHAIN			_		NRSTY	NRST		KAEND	10<0.0>	I SEOE-7	0>	TAENDETS	<3.0>		0072
307C	EOFRST	15:0				FSEOF	<7:0>		NIXOTX	NICOT				HSEOF<7	:0>				7780
	USB	31:16	_			TX	HUBPRT<6	:0>			MULTTRAN			TXHU	BADD<6:0>				0000
3080	EOTXA	15:0	_	_	_	_	_	_	_	_	_	-		TXFA	DDR<6:0>				0000
	USB	31:16	_			RX	HUBPRT<6	:0>			MULTTRAN			RXHU	BADD<6:0>				0000
3084	EORXA	15:0	_	_	—	_	_	_	_	_	—	_	_	_	_	_	_	_	0000
2088	USB	31:16	_			TX	HUBPRT<6	:0>			MULTTRAN			TXHU	BADD<6:0>				0000
5000	E1TXA	15:0	—	—	—	—	—	—	—	—	—			TXFA	DDR<6:0>				0000
308C	USB	31:16	_			RX	HUBPRT<6	:0>	1		MULTTRAN			RXHU	BADD<6:0>				0000
	E1RXA	15:0	_	—	—	—	—		-	—	—			RXFA	DDR<6:0>				0000
3090	USB	31:16	_			TX	HUBPRT<6	:0>			MULTTRAN			TXHU	BADD<6:0>				0000
	LZIAA	15:0																	
3094	USB E2RXA	31:16	_					>											0000
		31.16	_			тх	HUBPRT-6	:0>			MULTTRAN			ТХНП	BADD<6:0>				0000
3098	E3TXA	15:0	_	_	_	_			_	_				TXFA	DDR<6:0>				0000
Leger Note	yend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. te 1: Device mode. 2: Host mode. 3: Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0). 4: Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).																		

#### TABLE 11-1: USB REGISTER MAP 1 (CONTINUED)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24				DATA<	31:24>						
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10				DATA<	23:16>						
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
10.0				DATA	<15:8>						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	DATA<7:0>										

## REGISTER 11-12: USBFIFOX: USB FIFO DATA REGISTER 'x' ('x' = 0-7)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-0 DATA<31:0>: USB Transmit/Receive FIFO Data bits

Writes to this register loads data into the TxFIFO for the corresponding endpoint. Reading from this register unloads data from the RxFIFO for the corresponding endpoint.

Transfers may be 8-bit, 16-bit or 32-bit as required, and any combination of access is allowed provided the data accessed is contiguous. However, all transfers associated with one packet must be of the same width so that data is consistently byte-, word- or double-word aligned. The last transfer may contain fewer bytes than the previous transfers in order to complete an odd-byte or odd-word transfer.

# TABLE 12-15: PORTG REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

ess										Bits	6								
Virtual Addr (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600		31:16	—	—		—	_	_	_	_	—	_	—	—	_	—	—	—	0000
0000	ANGLLO	15:0	ANSG15	—	_	—	_	-	ANSG9	ANSG8	ANSG7	ANSG6	_	—	—	_	_	—	83C0
0610	TRISG	31:16	—	—		—	_	—	—	—	—	—	—	—	—	—	-	—	0000
0010	11100	15:0	TRISG15	TRISG14	TRISG13	TRISG12	—	—	TRISG9	TRISG8	TRISG7	TRISG6		—	—	—	TRISG1	TRISG0	F3C3
0620	0620 PORTG	31:16	—	—	—	—	-	_	—	—	—	—	—	—	—	—	-	—	0000
0020		15:0	RG15	RG14	RG13	RG12	—	—	RG9	RG8	RG7	RG6	_	—	—	—	RG1	RG0	xxxx
0630	LATG	31:16		—		—			_	—	—	—		—		_			0000
		15:0	LATG15	LATG14	LATG13	LATG12	—	_	LATG9	LATG8	LATG7	LATG6	—	—		—	LATG1	LATG0	XXXX
0640	ODCG	31:16	—	—	—	—	_	_	—	—	_	—		—	_	_	—	—	0000
		15:0	ODCG15	ODCG14	ODCG13	ODCG12	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_		—	ODCG1	ODCG0	0000
0650	CNPUG	31:16	-	-	-	-					-						-		0000
		15:0	CNPUG15	CNPUG14	CNPUG13	CNPUG12	_	_	CNPUG9	CNPUG8	CNPUG7	CNPUG6	_	_		_	CNPUG1	CNPUG0	0000
0660	CNPDG	31:16					_	_											0000
		15:0	CNPDG15	CNPDG14	CNPDG13	CNPDG12			CNPDG9	CNPDG8	CNPDG7	CNPDG6					CNPDGT	CNPDGU	0000
0670	CNCONG	15:0	ON	_	_		EDGE		_	_	_	_		_	_	_	_	_	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0680	CNENG	15:0	CNENG15	CNENG14	CNENG13	CNENG12	_	_	CNENG9	CNENG8	CNENG7	CNENG6		_	_	_	CNENG1	CNENG0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0690	CNSTATG	15:0	CN STATG15	CN STATG14	CN STATG13	CN STATG12	_	_	CN STATG9	CN STATG8	CN STATG7	CN STATG6	_	_	_	_	CN STATG1	CN STATG0	0000
0040		31:16	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
06A0	CNNEG	15:0	CNNEG15	CNNEG14	CNNEG13	CNNEG12			CNNEG9	CNNEG8	CNNEG7	CNNEG6	_	—	—	—	CNNEG1	CNNEG0	0000
OGRO	CNEC	31:16	_	_	_	—	—	_	_	_	_	_	_	_	-	_	—	—	0000
0660	CINEG	15:0	CNFG15	CNFG14	CNFG13	CNFG12		_	CNFG9	CNFG8	CNFG7	CNFG6		—	—		CNFG1	CNFG0	0000
0600	SPCONOG	31:16	_	-	_	_			_	_	_	_	_	_	_	_	—	—	0000
0000	GILCONUG	15:0	—	SR0G14	SR0G13	SR0G12	—	_	SR0G9	—	—	SR0G6	—	—	—	—	-	—	0000
0600	SRCON1G	31:16	—	—	—	-	_	_	—	—	—	—	—	—	—	—	—	-	0000
06D0 SRCON1G	15:0	—	SR1G14	SR1G13	SR1G12	_	_	SR1G9	_	—	SR1G6	—	—	_	_	—	—	0000	

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

# 23.0 PARALLEL MASTER PORT (PMP)

Note:	This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive refer- ence source. To complement the informa- tion in this data sheet, refer to <b>Section 13</b> .
	"Parallel Master Port (PMP)" (DS60001128) in the "PIC32 Family Ref- erence Manual", which is available from the Microchip web site (www.micro- chip.com/PIC32).

The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. The following are key features of the PMP module:

- 8-bit,16-bit interface
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options:
  - Individual read and write strobes, or
  - Read/write strobe with enable strobe
- Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- Parallel Slave Port support:
  - Legacy addressable
  - Address support
  - 4-byte deep auto-incrementing buffer
- Programmable Wait states
- Operate during Sleep and Idle modes
- Separate configurable read/write registers or dual buffers for Master mode
- Fast bit manipulation using CLR, SET, and INV registers

Note: On 64-pin devices, data pins PMD<15:8> are not available in 16-bit Master modes.





Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
					AREIE	PKTIE	BDPIE	PENDIE <sup>(1)</sup>

## REGISTER 26-7: CEINTEN: CRYPTO ENGINE INTERRUPT ENABLE REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-4 Unimplemented: Read as '0'
- bit 3 AREIE: Access Response Error Interrupt Enable bit
  - 1 = Access response error interrupts are enabled
  - 0 = Access response error interrupts are not enabled
- bit 2 **PKTIE:** DMA Packet Completion Interrupt Enable bit
  - 1 = DMA packet completion interrupts are enabled
  - 0 = DMA packet completion interrupts are not enabled
- bit 1 BDPIE: DMA Buffer Descriptor Processor Interrupt Enable bit
  - 1 = BDP interrupts are enabled
  - 0 = BDP interrupts are not enabled
- bit 0 **PENDIE:** Master Interrupt Enable bit<sup>(1)</sup>
  - 1 = Crypto Engine interrupts are enabled
  - 0 = Crypto Engine interrupts are not enabled

Note 1: The PENDIE bit is a global enable bit and must be enabled together with the other interrupts desired.

REGISTER	28-2: ADCCON2: ADC CONTROL REGISTER 2 (CONTINUED)
bit 14	REFFLTIEN: Band Gap/VREF Voltage Fault Interrupt Enable bit
	1 = Interrupt will be generated when the REFFLT bit is set
	0 = No interrupt is generated when the REFFLT bit is set
bit 13	EOSIEN: End of Scan Interrupt Enable bit
	<ul> <li>1 = Interrupt will be generated when EOSRDY bit is set</li> <li>0 = No interrupt is generated when the EOSRDY bit is set</li> </ul>
bit 12	ADCEIOVR: Early Interrupt Request Override bit
	1 = Early interrupt generation is not overridden and interrupt generation is controlled by the ADCEIEN1 and ADCEIEN2 registers
	<ul> <li>Early interrupt generation is overridden and interrupt generation is controlled by the ADCGIRQEN1 and ADCGIRQEN2 registers</li> </ul>
bit 11	Unimplemented: Read as '0'
bit 10-8	ADCEIS<2:0>: Shared ADC (ADC7) Early Interrupt Select bits
	These bits select the number of clocks (TAD7) prior to the arrival of valid data that the associated interrupt is generated.
	111 = The data ready interrupt is generated 8 ADC clocks prior to end of conversion
	110 = The data ready interrupt is generated 7 ADC clocks prior to end of conversion
	•
	•
	000 = The data ready interrupt is generated 1 ADC module clock prior to end of conversion
	Note: All options are available when the selected resolution, set by the SELRES<1:0> bits (ADCCON1<22:21>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from '000' to '101' are valid. For a selected resolution of 6-bit, options from '000' to '011' are valid.
bit 7	Unimplemented: Read as '0'
bit 6-0	ADCDIV<6:0>: Shared ADC (ADC7) Clock Divider bits
	1111111 = 254 * TQ = TAD7
	•
	•
	0000011 = 6 * TQ = TAD7
	0000010 = 4  I Q = IAD7 $0000001 = 2  T O = TAD7$
	0000000 = Reserved

The ADCDIV<6:0> bits divide the ADC control clock (TQ) to generate the clock for the Shared ADC, ADC7 (TAD7).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0							
31:24		—	—	—	—	—	—	—
00.40	U-0							
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	R-0, HS, HC				
15:8	—	—	—	EIRDY44 <sup>(2)</sup>	EIRDY43(2)	EIRDY42 <sup>(2)</sup>	EIRDY41 <sup>(2)</sup>	EIRDY40 <sup>(2)</sup>
7:0	R-0, HS, HC							
	EIRDY39 <sup>(2)</sup>	EIRDY38 <sup>(2)</sup>	EIRDY37 <sup>(2)</sup>	EIRDY36 <sup>(2)</sup>	EIRDY35 <sup>(2)</sup>	EIRDY34 <sup>(1)</sup>	EIRDY33 <sup>(1)</sup>	EIRDY32 <sup>(1)</sup>

# REGISTER 28-31: ADCEISTAT2: ADC EARLY INTERRUPT STATUS REGISTER 2

Legend:	HS = Hardware Set	HC = Hardware Cleared					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

#### bit 31-13 Unimplemented: Read as '0'

bit 31-0 **EIRDY44:EIRDY32:** Early Interrupt for Corresponding Analog Input Ready bits

- 1 = This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN2 register. For the Class 1 analog inputs, this bit will set as per the configuration of the ADCEIS<2:0> bits in the ADCXTIME register. For the shared ADC module, this bit will be set as per the configuration of the ADCEIS<2:0> bits in the ADCCIS<2:0> bits in the ADCCON2 register.
- 0 = Interrupts are disabled

**Note 1:** This bit is not available on 64-pin devices.

2: This bit is not available on 64-pin and 100-pin devices.

# 33.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS60001130) in the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes power-saving features for the PIC32MZ EF devices. These devices offer various methods and modes that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

# 33.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the speed of PBCLK7, or selecting a lower power clock source (i.e., LPRC or Sosc).

In addition, the Peripheral Bus Scaling mode is available for each peripheral bus where peripherals are clocked at reduced speed by selecting a higher divider for the associated PBCLKx, or by disabling the clock completely.

# 33.2 Power-Saving with CPU Halted

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

# 33.2.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted and the associated clocks are disabled. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the peripheral bus clocks will start running and the device will enter into Idle mode.

# 33.2.2 IDLE MODE

In Idle mode, the CPU is Halted; however, all clocks are still enabled. This allows peripherals to continue to operate. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 3): 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage	_	±10	—	mV	AVDD = VDD, AVSS = VSS
D301	VICM	Input Common Mode Voltage	0	_	Vdd	V	AVDD = VDD, AVSS = VSS (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	—	—	dB	Max VICM = (VDD – 1)V (Note 2, 4)
D303	TRESP	Response Time	_	150	—	ns	AVDD = VDD, AVSS = VSS (Notes 1, 2)
D304	ON2ov	Comparator Enabled to Out- put Valid	_	—	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	1.194	1.2	1.206	V	_

## TABLE 37-14: COMPARATOR SPECIFICATIONS

**Note 1:** Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

- 2: These parameters are characterized but not tested.
- **3:** The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.
- 4: CMRR measurement characterized with a 1 MΩ resistor in parallel with a 25 pF capacitor to Vss.

DC CHARACTERISTICS			Standard Operating Conditions (see Note 3): 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteristics	Min. Typ. Max. Units Comments						
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time	_	_	10	μs	See Note 1		
D313	DACREFH	DACREFH	DACREFH C	CVREF Input Voltage	AVss		AVdd	V	CVRSRC with CVRSS = 0
		Reference Range	VREF-		VREF+	V	CVRSRC with CVRSS = 1		
D314	DVREF	CVREF Programmable Output Range	0	_	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size		
			0.25 x DACREFH		0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size		
D315	DACRES	Resolution	—		DACREFH/24		CVRCON <cvrr> = 1</cvrr>		
			_		DACREFH/32		CVRCON <cvrr> = 0</cvrr>		
D316	DACACC	Absolute Accuracy <sup>(2)</sup>	_		1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>		
			—	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>		

**Note 1:** Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

2: These parameters are characterized but not tested.



## FIGURE 37-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

## TABLE 37-33: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS <sup>-</sup>	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2		_	ns	_
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	—		ns	—
SP72	TscF	SCKx Input Fall Time	—	—	10	ns	—
SP73	TscR	SCKx Input Rise Time	—	—	10	ns	—
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	—	—	_	ns	See parameter DO32
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	_	_	ns	See parameter DO31
SP35	TscH2doV,	SDOx Data Output Valid after	—	—	10	ns	VDD > 2.7V
	TscL2doV	SCKx Edge	—	—	15	ns	Vdd < 2.7V
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	0	—		ns	—
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	7	—		ns	—

Note 1: These parameters are characterized, but not tested in manufacturing.

- 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3: The minimum clock period for SCKx is 20 ns.
- 4: Assumes 30 pF load on all SPIx pins.

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Conditions						
TS10	VTS	Rate of Change	—	+5	_	mV/ºC	—		
TS11	TR	Resolution	—	±5		°C	—		
TS12	IVtemp	Voltage Range	0.5	_	1.5	V	—		
TS13	TMIN	Minimum Temperature	_	-40	_	°C	IVTEMP = 0.5V		
TS14	Тмах	Maximum Temperature		160		°C	IVTEMP = 1.5V		

# TABLE 37-41: TEMPERATURE SENSOR SPECIFICATIONS

**Note 1:** The temperature sensor is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is tested, but not characterized.

# 39.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MZ EF device AC characteristics and timing parameters.

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for Industrial					
Param. No.	Symbol	Characteristics	Minimum	Typical	Maximum	Units	Conditions	
MOS51	Fsys	System Frequency	DC	_	252	MHz	USB module disabled	
			60	—	252	MHz	USB module enabled	
MOS55a	Fрв	Peripheral Bus Frequency	DC	_	100	MHz	For PBCLKx, 'x' $\neq$ 4, 7 (see <b>Note 1</b> )	
MOS55b			DC		200	MHz	For PBCLK4	
MOS55c			DC		252	MHz	For PBCLK7	
MOS56	Fref	Reference Clock Frequency	_	_	50	MHz	For REFCLKI1, 3, 4 and REFCLKO1, 3, 4 pins	

## TABLE 39-5: SYSTEM TIMING REQUIREMENTS

**Note 1:** If the DEVCFG registers are configured for a SYSCLK speed greater than 200 MHz, these PBCLKs will be running faster than the maximum rating when the device comes out of Reset. To ensure proper operation, firmware must start the device at a speed less than or equal to 200 MHz, adjust the speed of the PBCLKs, and then raise the SYSCLK speed to the desired speed.

# TABLE 39-6: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param. No.	Symbol	Characteristi	ics <sup>(1)</sup>	Min.	Typical	Max.	Units	Conditions	
MOS54a	Fpll	PLL Output Frequer	ncy Range	10	_	252	MHz	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

2: This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{PBCLK2}{CommunicationClock}}}$$

For example, if PBCLK2 = 100 MHz and SPI bit rate = 50 MHz, the effective jitter is as follows:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{100}{50}}} = \frac{D_{CLK}}{1.41}$$

# 124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	0.50 BSC			
Pad Clearance	G1	0.20		
Pad Clearance	G2	0.20		
Pad Clearance	G3	0.20		
Pad Clearance	G4	0.20		
Contact to Center Pad Clearance (X4)	G5	0.30		
Optional Center Pad Width	T2			6.60
Optional Center Pad Length	W2			6.60
Optional Center Pad Chamfer (X4)	W3		0.10	
Contact Pad Spacing	C1		8.50	
Contact Pad Spacing			8.50	
Contact Pad Width (X124)	X1			0.30
Contact Pad Length (X124)				0.30

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

# 144-Lead Plastic Low Profile Quad Flatpack (PL) – 20x20x1.40 mm Body, with 2.00 mm Footprint [LQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	Limits	MIN	NOM	MAX		
Number of Leads	N		144			
Lead Pitch	е	0.50 BSC				
Overall Height	Α	-	-	1.60		
Molded Package Height	A2	1.35	1.40	1.45		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 (REF)				
Overall Width	E	22.00 BSC				
Overall Length	D	22.00 BSC				
Molded Body Width	E1	20.00 BSC				
Molded Body Length	D1	20.00 BSC				
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.17	0.22	0.27		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-044B Sheet 2 of 2