

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·XF

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | MIPS32® M-Class |
| Core Size | 32-Bit Single-Core |
| Speed | 200MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 97 |
| Program Memory Size | 512KB (512K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V |
| Data Converters | A/D 48x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 124-VFTLA Dual Rows, Exposed Pad |
| Supplier Device Package | 124-VTLA (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512eff124-i-tl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1 Architecture Overview

The MIPS32 M-Class Microprocessor core in PIC32MZ EF family devices contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution unit
- General Purpose Register (GPR)
- Multiply/Divide Unit (MDU)
- System control coprocessor (CP0)
- Floating Point Unit (FPU)
- Memory Management Unit (MMU)
- Instruction/Data cache controllers
- Power Management
- Instructions and data caches
- microMIPS support
- Enhanced JTAG (EJTAG) controller

3.1.1 EXECUTION UNIT

The processor core execution unit implements a load/ store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. Seven additional register file shadow sets (containing thirty-two registers) are added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Trap condition comparator
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results

- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing arithmetic and bitwise logical operations
- Shifter and store aligner
- DSP ALU and logic block for performing DSP instructions, such as arithmetic/shift/compare operations

3.1.2 MULTIPLY/DIVIDE UNIT (MDU)

The processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations, and DSP ASE multiply instructions. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x32 booth recoded multiplier, four pairs of result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x32) represents the *rs* operand. The second number ('32' of 32x32) represents the *rt* operand.

The MDU supports execution of one multiply or multiply-accumulate operation every clock cycle.

Divide operations are implemented with a simple 1-bitper-clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation has completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the processor core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

| Opcode | Operand Size (mul rt) (div rs) | Latency | Repeat Rate |
|--------------------------------|--------------------------------|---------|-------------|
| MULT/MULTU, MADD/MADDU, | 16 bits | 5 | 1 |
| MSUB/MSUBU (HI/LO destination) | 32 bits | 5 | 1 |
| MUL (GPR destination) | 16 bits | 5 | 1 |
| | 32 bits | 5 | 1 |
| DIV/DIVU | 8 bits | 12/14 | 12/14 |
| | 16 bits | 20/22 | 20/22 |
| | 24 bits | 28/30 | 28/30 |
| | 32 bits | 36/38 | 36/38 |

TABLE 3-1:MIPS32[®] M-CLASS MICROPROCESSOR CORE HIGH-PERFORMANCE INTEGER
MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 21.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | — | — | — | — | — | — | — | — |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | — | — | — | — | — | | — | — |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | — | — | — | — | — | — | — | — |
| 7.0 | R/W-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 7:0 | SWAPLO | DCK<1:0> | | _ | | | | |

REGISTER 5-2: NVMCON2: FLASH PROGRAMMING CONTROL REGISTER 2

| Legend: | HC = Hardware Set | HC = Hardware Cleared | | | | |
|-------------------|-------------------|---------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | le bit U = Unimplemented bit, read as | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-8 Unimplemented: Read as '0'

- bit 7-6 SWAPLOCK<1:0>: Flash Memory Swap Lock Control bits
 - 11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable
 - 10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
 - 01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
 - 00 = PFSWAP and BFSWAP are writable and SWAPLOCK is writable

bit 5-0 Unimplemented: Read as '0'

| REGISTE | ER 5-8: | NVMBWP: FLASH BOOT (PAGE) WRITE-PROTECT REGISTER |
|---------|------------------------|--|
| bit 4 | UBWP4: | Upper Boot Alias Page 4 Write-protect bit ⁽¹⁾ |
| | 1 = Write 0 = Write | protection for physical address 0x01FC30000 through 0x1FC33FFF enabled protection for physical address 0x01FC30000 through 0x1FC33FFF disabled |
| bit 3 | UBWP3: | Upper Boot Alias Page 3 Write-protect bit ⁽¹⁾ |
| | 1 = Write 0 = Write | protection for physical address 0x01FC2C000 through 0x1FC2FFFF enabled protection for physical address 0x01FC2C000 through 0x1FC2FFFF disabled |
| bit 2 | UBWP2: | Upper Boot Alias Page 2 Write-protect bit ⁽¹⁾ |
| | 1 = Write 0 = Write | protection for physical address 0x01FC28000 through 0x1FC2BFFF enabled protection for physical address 0x01FC28000 through 0x1FC2BFFF disabled |
| bit 1 | UBWP1: | Upper Boot Alias Page 1 Write-protect bit ⁽¹⁾ |
| | 1 = Write 0 = Write | protection for physical address 0x01FC24000 through 0x1FC27FFF enabled protection for physical address 0x01FC24000 through 0x1FC27FFF disabled |
| bit 0 | UBWP0: | Upper Boot Alias Page 0 Write-protect bit ⁽¹⁾ |
| | 1 = Write 0 = Write | protection for physical address 0x01FC20000 through 0x1FC23FFF enabled protection for physical address 0x01FC20000 through 0x1FC23FFF disabled |
| | | |

Note 1: These bits are only available when the NVMKEY unlock sequence is performed and the associated Lock bit (LBWPULOCK or UBWPULOCK) is set.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit Bit 28/20/12/4 27/19/11/3 | | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | | |
|--------------|---------------------|-------------------|-------------------|----------------------------------|----------|-------------------|------------------|-----------------------|--|--|--|--|--|--|
| 21.24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | | |
| 31:24 | CHPIGN<7:0> | | | | | | | | | | | | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | | |
| 23:16 | — | — | — | — | — | | | — | | | | | | |
| 45.0 | R/W-0 | U-0 | R/W-0 | U-0 R/W-0 | | U-0 | U-0 | R/W-0 | | | | | | |
| 15:8 | CHBUSY | — | CHIPGNEN | — | CHPATLEN | _ | _ | CHCHNS ⁽¹⁾ | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | U-0 | R-0 | R/W-0 | R/W-0 | | | | | | |
| | CHEN ⁽²⁾ | CHAED | CHCHN | CHAEN | _ | CHEDET | CHPF | RI<1:0> | | | | | | |

REGISTER 10-7: DCHxCON: DMA CHANNEL x CONTROL REGISTER

| Legend: | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-24 CHPIGN<7:0>: Channel Register Data bits

Pattern Terminate mode:

Any byte matching these bits during a pattern match may be ignored during the pattern match determination when the CHPIGNEN bit is set. If a byte is read that is identical to this data byte, the pattern match logic will treat it as a "don't care" when the pattern matching logic is enabled and the CHPIGEN bit is set.

bit 23-16 Unimplemented: Read as '0'

- bit 15 CHBUSY: Channel Busy bit
 - 1 = Channel is active or has been enabled
 - 0 = Channel is inactive or has been disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 **CHPIGNEN:** Enable Pattern Ignore Byte bit

1 = Treat any byte that matches the CHPIGN<7:0> bits as a "don't care" when pattern matching is enabled 0 = Disable this feature

- bit 12 Unimplemented: Read as '0'
- bit 11 CHPATLEN: Pattern Length bit
 - 1 = 2 byte length
 - 0 = 1 byte length

bit 10-9 Unimplemented: Read as '0'

- bit 8 **CHCHNS:** Chain Channel Selection bit⁽¹⁾
 - 1 = Chain to channel lower in natural priority (CH1 will be enabled by CH2 transfer complete)
 - 0 = Chain to channel higher in natural priority (CH1 will be enabled by CH0 transfer complete)
 - CHEN: Channel Enable bit⁽²⁾
- 1 = Channel is enabled

bit 7

- 0 = Channel is disabled
- bit 6 CHAED: Channel Allow Events If Disabled bit
 - 1 = Channel start/abort events will be registered, even if the channel is disabled
 - 0 = Channel start/abort events will be ignored if the channel is disabled
- bit 5 CHCHN: Channel Chain Enable bit
 - 1 = Allow channel to be chained
 - 0 = Do not allow channel to be chained
- Note 1: The chain selection bit takes effect when chaining is enabled (i.e., CHCHN = 1).
 - 2: When the channel is suspended by clearing this bit, the user application should poll the CHBUSY bit (if available on the device variant) to see when the channel is suspended, as it may take some clock cycles to complete a current transaction before the channel is suspended.

| Bit Bit Range 31/23/15/7 | | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | | |
|-----------------------------|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 31.24 | — | — | — | — | — | — | — | — | | | | | |
| 22.16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | | |
| 23.10 | — | — | — | — | — | — | — | — | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| 15:8 | CHCSIZ<15:8> | | | | | | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | | | |
| | | | | CHCSIZ | <u>′</u> <7:0> | | | | | | | | |

REGISTER 10-16: DCHxCSIZ: DMA CHANNEL x CELL-SIZE REGISTER

Legend:

| Legenu. | | | |
|-------------------|------------------|---------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, re | ead as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

111111111111111 = 65,535 bytes transferred on an event

REGISTER 10-17: DCHxCPTR: DMA CHANNEL x CELL POINTER REGISTER

| Bit Bit Range 31/23/15/7 | | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|-----------------------------|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| | — | — | — | — | — | — | — | — | | | | |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | | | | |
| 23:16 | — | — | — | — | — | — | — | — | | | | |
| 15.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| 15:8 | CHCPTR<15:8> | | | | | | | | | | | |
| 7:0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | | |
| | | | | CHCPTF | R<7:0> | | | | | | | |

| Legend: | | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | | |

bit 31-16 Unimplemented: Read as '0'

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

| TAE | BLE 11 | -1: | USB R | USB REGISTER MAP 1 (CONTINUED) | | | | | | | | | | | | | | | |
|----------------------------|------------------|-----------------------|----------------------|--|-------------|----------------|---------------|--------------|----------------|-----------------|----------------|------------|------|------|------|------|------|------|------------|
| SS | | | | | | - | | | - | | Bits | - | - | | | | - | - | |
| Virtual Addre: (BF8E_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| | USB | 31:16 | | | • | | | | | | | | | | | | | • | 0000 |
| 3128 | E2CSR2 | 15:0 | | | | | | | Inde | exed by the s | same bits in U | SBIE2CSR2 | | | | | | | 0000 |
| 2120 | USB | 31:16 | | | | | | | Ind | avad by the | omo hito in l | | | | | | | | 0000 |
| 3120 | E2CSR3 | 15:0 | | Indexed by the same bits in OSBIE2CSR3 | | | | | | | | | | | | | | | |
| 3130 | USB | 31:16 | | | | | | | Inde | exed by the s | same bits in L | SBIE3CSR0 | | | | | | | 0000 |
| 0.00 | E3CSR0 | 15:0 | | | | | | | | 5,104 59 410 4 | | 00.2000.00 | | | | | | | 0000 |
| 3134 | USB | 31:16 | | | | | | | Inde | exed by the | same bits in L | SBIE3CSR1 | | | | | | | 0000 |
| | E3CSR1 | 15:0 | | | | | | | | , | | | | | | | | | 0000 |
| 3138 | USB F3CSR2 | 31:16 | | | | | | | Inde | exed by the | same bits in L | SBIE3CSR2 | | | | | | | 0000 |
| | LJOOKZ | 15:0 | | | | | | | | | | | | | | | | | 0000 |
| 313C | USB E3CSR3 | 15:0 | | | | | | | Inde | exed by the | same bits in L | SBIE3CSR3 | | | | | | | 0000 |
| | | 31.16 | | | | | | | | | | | | | | | | | 0000 |
| 3140 | E4CSR0 | 15:0 | | | | | | | Inde | exed by the | same bits in L | SBIE4CSR0 | | | | | | | 0000 |
| - | LISB | 31:16 | | | | | | | | | | | | | | | | | 0000 |
| 3144 | E4CSR1 | 15:0 | | | | | | | Inde | exed by the s | same bits in L | SBIE4CSR1 | | | | | | | 0000 |
| | USB | 31:16 | | | | | | | | | | | | | | | | | 0000 |
| 3148 | E4CSR2 | 15:0 | | | | | | | Inde | exed by the s | same bits in L | SBIE4CSR2 | | | | | | | 0000 |
| 24.40 | USB | 31:16 | | | | | | | المحدا | مطاهبه طاهمه | | | | | | | | | 0000 |
| 3140 | E4CSR3 | 15:0 | | | | | | | mu | exed by the s | | SDIE4CSR3 | | | | | | | 0000 |
| 3150 | USB | 31:16 | | | | | | | Inde | exed by the | same hits in l | SBIE5CSR0 | | | | | | | 0000 |
| 0.00 | E5CSR0 | 15:0 | | | | | | | | 5,104 59 410 4 | | 00.2000.00 | | | | | | | 0000 |
| 3154 | USB | 31:16 | | | | | | | Inde | exed by the | same bits in L | SBIE5CSR1 | | | | | | | 0000 |
| | ESCORT | 15:0 | | | | | | | | • | | | | | | | | | 0000 |
| 3158 | USB E5CSR2 | 31:16 | | | | | | | Inde | exed by the | same bits in L | SBIE5CSR2 | | | | | | | 0000 |
| | LJUGINZ | 15:0 | | | | | | | | | | | | | | | | | 0000 |
| 315C | USB E5CSR3 | 15:0 | | | | | | | Inde | exed by the | same bits in L | SBIE5CSR3 | | | | | | | 0000 |
| | 1100 | 31.16 | | | | | | | | | | | | | | | | | 0000 |
| 3160 | E6CSR0 | 15:0 | | | | | | | Inde | exed by the | same bits in L | SBIE6CSR0 | | | | | | | 0000 |
| - | LICR | 31:16 | | | | | | | | | | | | | | | | | 0000 |
| 3164 | E6CSR1 | 15:0 | | | | | | | Inde | exed by the | same bits in L | SBIE6CSR1 | | | | | | | 0000 |
| | USB | 31:16 | | | | | | | | | | 001500005 | | | | | | | 0000 |
| 3168 | E6CSR2 | 15:0 | | | | | | | Inde | exed by the s | same bits in L | SBIE6CSR2 | | | | | | | 0000 |
| 2400 | USB | 31:16 | | | | | | | الد سال | الدينية المعيدة | ana kita in l | | | | | | | | 0000 |
| 3160 | E6CSR3 | 15:0 | | | | | | | Inde | exea by the s | Same dits in U | SDIE60SK3 | | | | | | | 0000 |
| Leger Note | nd: x 1: D | : = unkno Device m | own value on ode. | Reset; — = un | implemented | d, read as '0' | '. Reset valu | es are showr | n in hexadecir | nal. | | | | | | | | | |

1: 2: 3: 4:

Device mode.
 Host mode.
 Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
 Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3 (CONTINUED)

bit 19-16 ENDPOINT<3:0>: Endpoint Registers Select bits

- bit 19-11 Unimplemented: Read as 0
- bit 10-0 RFRMNUM<10:0>: Last Received Frame Number bits

| | | | 1 1-77 | | | | | | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
| 21.24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 31.24 | TXINTERV<7:0> | | | | | | | | | | |
| 22.10 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 23.10 | SPEE | D<1:0> | PROTOCO | OL<1:0> | TEP<3:0> | | | | | | |
| 15.0 | U-0 | U-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 10.0 | — | — | | | RXCNT | <13:8> | | | | | |
| 7.0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | R-0 | | | |
| 7:0 | | | | RXC | NT<7:0> | | | | | | |
| | | | | | | | | | | | |

REGISTER 11-10: USBIENCSR2: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 2 (ENDPOINT 1-7)

| Legend: | HC = Hardware Cleared | HS = Hardware Set | |
|-------------------|-----------------------|-----------------------------|--------------------|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read | d as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

bit 31-24 TXINTERV<7:0>: Endpoint TX Polling Interval/NAK Limit bits (Host mode)

For Interrupt and Isochronous transfers, this field defines the polling interval for the endpoint. For Bulk endpoints, this field sets the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses.

The following table describes the valid values and interpretation for these bits:

| Transfer Type | Speed | Valid Values (m) | Interpretation |
|---------------|--------------|------------------|---|
| Interrupt | Low/Full | 0x01 to 0xFF | Polling interval is 'm' frames. |
| | High | 0x01 to 0x10 | Polling interval is 2 ^(m-1) frames. |
| Isochronous | Full or High | 0x01 to 0x10 | Polling interval is 2 ^(m-1) frames/microframes. |
| Bulk | Full or High | 0x02 to 0x10 | NAK limit is 2 ^(m-1) frames/microframes. A value of '0' or '1' disables the NAK time-out function. |

bit 23-22 SPEED<1:0>: TX Endpoint Operating Speed Control bits (Host mode)

- 11 = Low-Speed
- 10 = Full-Speed
- 01 = Hi-Speed
- 00 = Reserved

bit 21-20 PROTOCOL<1:0>: TX Endpoint Protocol Control bits

- 11 = Interrupt
- 10 = Bulk
- 01 = Isochronous

00 = Control

bit 19-16 **TEP<3:0>:** TX Target Endpoint Number bits

This value is the endpoint number contained in the TX endpoint descriptor returned to the USB module during device enumeration.

- bit 15-14 Unimplemented: Read as '0'
- bit 13-0 RXCNT<13:0>: Receive Count bits

The number of received data bytes in the endpoint RX FIFO. The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY is set.

TABLE 12-15: PORTG REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

| ess | | | | | | | | | | Bits | 6 | | | | | | | | |
|--------------------------|---------------------------------|-----------|---------------|---------------|---------------|---------------|-------|-------|--------------|--------------|--------------|--------------|------|------|------|------|--------------|--------------|---------------|
| Virtual Addr (BF86_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| 0600 | | 31:16 | — | — | | — | _ | _ | _ | _ | — | _ | — | — | _ | — | — | — | 0000 |
| 0000 | ANGLLO | 15:0 | ANSG15 | — | _ | — | _ | - | ANSG9 | ANSG8 | ANSG7 | ANSG6 | _ | — | — | _ | _ | — | 83C0 |
| 0610 | TRISG | 31:16 | — | — | | — | _ | — | — | — | — | — | — | — | — | — | - | — | 0000 |
| 0010 | 11100 | 15:0 | TRISG15 | TRISG14 | TRISG13 | TRISG12 | — | — | TRISG9 | TRISG8 | TRISG7 | TRISG6 | | — | — | — | TRISG1 | TRISG0 | F3C3 |
| 0620 | PORTG | 31:16 | — | — | — | — | - | _ | — | — | — | — | — | — | — | — | - | — | 0000 |
| 0020 | | 15:0 | RG15 | RG14 | RG13 | RG12 | — | — | RG9 | RG8 | RG7 | RG6 | — | — | — | — | RG1 | RG0 | xxxx |
| 0630 | LATG | 31:16 | | — | | — | | | _ | — | — | — | | — | | | | | 0000 |
| | | 15:0 | LATG15 | LATG14 | LATG13 | LATG12 | — | _ | LATG9 | LATG8 | LATG7 | LATG6 | — | — | | — | LATG1 | LATG0 | XXXX |
| 0640 | ODCG | 31:16 | — | — | — | — | _ | _ | — | — | _ | — | | — | _ | _ | — | — | 0000 |
| | | 15:0 | ODCG15 | ODCG14 | ODCG13 | ODCG12 | _ | _ | ODCG9 | ODCG8 | ODCG7 | ODCG6 | _ | _ | | — | ODCG1 | ODCG0 | 0000 |
| 0650 | CNPUG | 31:16 | - | - | - | - | | | | | - | | | | | | - | | 0000 |
| | | 15:0 | CNPUG15 | CNPUG14 | CNPUG13 | CNPUG12 | _ | _ | CNPUG9 | CNPUG8 | CNPUG7 | CNPUG6 | _ | _ | | _ | CNPUG1 | CNPUG0 | 0000 |
| 0660 | CNPDG | 31:16 | | | | | _ | _ | | | | | | | | | | | 0000 |
| | | 15:0 | CNPDG15 | CNPDG14 | CNPDG13 | CNPDG12 | | | CNPDG9 | CNPDG8 | CNPDG7 | CNPDG6 | | | | | CNPDGT | CNPDGU | 0000 |
| 0670 | CNCONG | 15:0 | ON | _ | _ | | EDGE | | _ | _ | _ | _ | | _ | _ | _ | _ | _ | 0000 |
| | | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 0680 | CNENG | 15:0 | CNENG15 | CNENG14 | CNENG13 | CNENG12 | _ | _ | CNENG9 | CNENG8 | CNENG7 | CNENG6 | | _ | _ | _ | CNENG1 | CNENG0 | 0000 |
| | | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 0690 | CNSTATG | 15:0 | CN STATG15 | CN STATG14 | CN STATG13 | CN STATG12 | _ | _ | CN STATG9 | CN STATG8 | CN STATG7 | CN STATG6 | _ | _ | _ | _ | CN STATG1 | CN STATG0 | 0000 |
| 0040 | | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | _ | _ | _ | 0000 |
| 06A0 | CNNEG | 15:0 | CNNEG15 | CNNEG14 | CNNEG13 | CNNEG12 | | | CNNEG9 | CNNEG8 | CNNEG7 | CNNEG6 | _ | — | — | — | CNNEG1 | CNNEG0 | 0000 |
| OGRO | CNEC | 31:16 | — | _ | _ | — | — | _ | _ | — | _ | — | _ | _ | - | _ | — | — | 0000 |
| 0660 | CINEG | 15:0 | CNFG15 | CNFG14 | CNFG13 | CNFG12 | | _ | CNFG9 | CNFG8 | CNFG7 | CNFG6 | | — | — | | CNFG1 | CNFG0 | 0000 |
| 0600 | SPCONOG | 31:16 | _ | - | _ | — | | | _ | _ | _ | _ | _ | _ | _ | _ | — | — | 0000 |
| 0000 | GILCONUG | 15:0 | — | SR0G14 | SR0G13 | SR0G12 | — | _ | SR0G9 | — | — | SR0G6 | — | — | — | — | - | — | 0000 |
| 0600 | SRCON1G | 31:16 | — | — | — | - | _ | _ | — | — | — | — | — | — | — | — | - | - | 0000 |
| 0000 | GILCONIG | 15:0 | — | SR1G14 | SR1G13 | SR1G12 | _ | _ | SR1G9 | _ | — | SR1G6 | — | — | _ | _ | — | — | 0000 |

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | |
|------------------|---|--|--|---|------------------------------------|-------------------------------|----------------------------------|-------------------------------|--|
| 31-24 | DESC_EN | — | CF | RY_MODE<2: | 0> | — | — | _ | |
| 23-16 | _ | SA_ FETCH_EN | — — LAST_BD | | LIFM | PKT_ INT_EN | CBD_ INT_EN | | |
| 15-8 | | | | BD_BUFLI | EN<15:8> | | | | |
| 7-0 | BD_BUFLEN<7:0> | | | | | | | | |
| bit 31 bit 30 | DESC_EN : Descriptor Enable 1 = The descriptor is owned by hardware. After processing the BD, hardware resets this bit to '0'. 0 = The descriptor is owned by software Unimplemented: Must be written as '0' | | | | | | | | |
| hit 29-27 | | | Mode | | | | | | |
| | 111 = Reserved 110 = Reserved 101 = Reserved 100 = Reserved 011 = CEK operation 010 = KEK operation 001 = Preboot authentication 000 = Normal operation | | | | | | | | |
| bit 22 | SA_FETCH_ 1 = Fetch SA 0 = Use curr | _ EN: Fetch Se A from the SA rent fetched SA | curity Associa pointer. This to or the intern | ation From Ex pit needs to b al SA | tternal Memore e set to '1' for | ry r every new pa | acket. | | |
| bit 21-20 | Unimpleme | nted: Must be | written as '0' | | | | | | |
| bit 19 | LAST_BD: L 1 = Last Buff 0 = More Bu After the last | Last Buffer Des fer Descriptor i ffer Descriptor t BD, the CEBI | scriptors n the chain s in the chain DADDR goes | to the base a | ddress in CE | BDPADDR. | | | |
| bit 18 | LIFM: Last In In case of Re packet goes indicates wh | n Frame eceive Packets across multipl ether this BD i | s (from H/W-> e buffer desci s the last in th | Host), this fio riptors. In cas ne frame. | eld is filled by e of transmit | the Hardward packets (from | e to indicate v 1 Host -> H/W | whether the /), this field | |
| bit 17 | PKT_INT_E Generate an | N: Packet Inter interrupt after | rrupt Enable processing th | ne current bul | fer descriptor | , if it is the en | d of the pack | et. | |
| bit 16 | CBD_INT_E Generate an | N: CBD Interru interrupt after | upt Enable processing th | ne current buf | fer descriptor | | | | |
| bit 15-0 | BD_BUFLE | N<15:0>: Buffe | er Descriptor th of the buffe | Length er and is upda | ated with the a | actual length f | filled by the re | eceiver. | |

FIGURE 26-2: FORMAT OF BD_CTRL

FIGURE 26-3: FORMAT OF BD_SADDR

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31-24 | | | | BD_SAADD |)R<31:24> | | | |
| 23-16 | BD_SAADDR<23:16> | | | | | | | |
| 15-8 | | BD_SAADDR<15:8> | | | | | | |
| 7-0 | BD_SAADDR<7:0> | | | | | | | |

bit 31-0 **BD_SAADDR<31:0>:** Security Association IP Session Address The sessions' SA pointer has the keys and IV values.

26.3 Security Association Structure

Table 26-4 shows the Security Association Structure. The Crypto Engine uses the Security Association to determine the settings for processing a Buffer Descriptor Processor. The Security Association contains:

- · Which algorithm to use
- Whether to use engines in parallel (for both authentication and encryption/decryption)
- The size of the key
- Authentication key
- Encryption/decryption key
- Authentication Initialization Vector (IV)
- Encryption IV

| Name | | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | | |
|------------------|-------|-------------------|-------------------|-------------------|----------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| SA_CTRL | 31:24 | _ | _ | VERIFY | _ | NO_RX | OR_EN | ICVONLY | IRFLAG | | | | |
| _ | 23:16 | LNC | LOADIV | FB | FLAGS | _ | _ | | ALGO<6> | | | | |
| | 15:8 | | | ALGO< | 5:0> | | | ENCTYPE | KEYSIZE<1> | | | | |
| | 7:0 | KEYSIZE<0> | Ν | IULTITASK<2:0 | > | | CRYPTOA | LGO<3:0> | | | | | |
| SA_AUTHKEY1 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | | | | AUTHKEY< | 23:16> | | | | | | | |
| | 15:8 | | | | AUTHKEY< | :15:8> | | | | | | | |
| | 7:0 | | | | AUTHKEY | <7:0> | | | | | | | |
| SA_AUTHKEY2 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | | | | AUTHKEY< | 23:16> | | | | | | | |
| | 15:8 | | | | AUTHKEY< | :15:8> | | | | | | | |
| | 7:0 | AUTHKEY<7:0> | | | | | | | | | | | |
| SA_AUTHKEY3 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | | AUTHKEY<23:16> | | | | | | | | | | |
| | 15:8 | | AUTHKEY<15:8> | | | | | | | | | | |
| | 7:0 | AUTHKEY<7:0> | | | | | | | | | | | |
| SA_AUTHKEY4 | 31:24 | | | AUTHKEY< | 31:24> | | | | | | | | |
| | 23:16 | | AUTHKEY<23:16> | | | | | | | | | | |
| | 15:8 | AUTHKEY<15:8> | | | | | | | | | | | |
| | 7:0 | AUTHKEY<7:0> | | | | | | | | | | | |
| SA_AUTHKEY5 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | AUTHKEY<23:16> | | | | | | | | | | | |
| | 15:8 | AUTHKEY<15:8> | | | | | | | | | | | |
| | 7:0 | | | | AUTHKEY | <7:0> | | | | | | | |
| SA_AUTHKEY6 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | AUTHKEY<23:16> | | | | | | | | | | | |
| | 15:8 | AUTHKEY<15:8> | | | | | | | | | | | |
| | 7:0 | | | | AUTHKEY | <7:0> | | | | | | | |
| SA_AUTHKEY7 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | | | | AUTHKEY< | 23:16> | | | | | | | |
| | 15:8 | | | | AUTHKEY< | :15:8> | | | | | | | |
| | 7:0 | | | | AUTHKEY | <7:0> | | | | | | | |
| SA_AUTHKEY8 | 31:24 | | | | AUTHKEY< | 31:24> | | | | | | | |
| | 23:16 | | | | AUTHKEY< | 23:16> | | | | | | | |
| | 15:8 | | | | AUTHKEY< | :15:8> | | | | | | | |
| 7:0 AUTHKEY<7:0> | | | | | | | | | | | | | |
| SA_ENCKEY1 | 31:24 | | | | ENCKEY<3 | 31:24> | | | | | | | |
| | 23:16 | | | | ENCKEY<2 | :3:16> | | | | | | | |
| | 15:8 | | | | ENCKEY< | 15:8> | | | | | | | |
| | | | | | | | | | | | | | |
| SA_ENCKEY2 | 31:24 | | | | ENCKEY<3 | s1:24> | | | | | | | |
| | 23:16 | | | | ENCKEY<2 | 3:16> | | | | | | | |

TABLE 26-4: CRYPTO ENGINE SECURITY ASSOCIATION STRUCTURE

| REGISTE | ER 28-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED) |
|-----------|---|
| bit 20-16 | STRGSRC<4:0>: Scan Trigger Source Select bits 11111 = Reserved |
| | • |
| | • |
| | • |
| | 01101 = Reserved |
| | 01100 = Comparator 2 (COUT) |
| | 01011 = COMPS |
| | 01001 = OCMP3 |
| | 01000 = OCMP1 |
| | 00111 = TMR5 match |
| | 00110 = TMR3 match |
| | 00101 = TMR1 match |
| | 0.011 - Reserved |
| | 00010 = Global level software trigger (GLSWTRG) |
| | 00001 = Global software edge trigger (GSWTRG) |
| | 00000 = No Trigger |
| bit 15 | ON: ADC Module Enable bit |
| | 1 = ADC module is enabled |
| | 0 = ADC module is disabled |
| | Note: The ON bit should be set only after the ADC module has been configured. |
| bit 14 | Unimplemented: Read as '0' |
| bit 13 | SIDL: Stop in Idle Mode bit |
| | I = Discontinue module operation when device enters rate mode 0 = Continue module operation in Idle mode |
| bit 12 | AICPMPEN: Analog Input Charge Pump Enable bit |
| 511 12 | 1 = Analog input charge pump is enabled (default) |
| | 0 = Analog input charge pump is disabled |
| bit 11 | CVDEN: Capacitive Voltage Division Enable bit |
| | 1 = CVD operation is enabled |
| | 0 = CVD operation is disabled |
| bit 10 | FSSCLKEN: Fast Synchronous System Clock to ADC Control Clock bit |
| | \perp = Fast synchronous system clock to ADC control clock is enabled |
| hit Q | ESPRCI KEN: East Synchronous Perinheral Clock to ADC Control Clock bit |
| DIL 9 | 1 = Fast synchronous peripheral clock to ADC control clock is enabled |
| | 0 = Fast synchronous peripheral clock to ADC control clock is disabled |
| bit 8-7 | Unimplemented: Read as '0' |
| bit 6-4 | IRQVS<2:0>: Interrupt Vector Shift bits |
| | To determine interrupt vector address, this bit specifies the amount of left shift done to the ARDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with the ADCBASE register. |
| | Interrupt Vector Address = Read Value of ADCBASE and Read Value of ADCBASE = Value written to |
| | ADCBASE + x << IRQVS<2:0>, where 'x' is the smallest active input ID from the ADCDSTAT1 or |
| | ADCDSTAT2 registers (which has highest priority). |
| | 111 = Shift x left 7 bit position |
| | 110 = Shift x left 6 bit position |
| | 101 = Shift x left 4 bit position |
| | 011 = Shift x left 3 bit position |
| | 010 = Shift x left 2 bit position |
| | 001 = Shift x left 1 bit position |
| | 000 = Shift x left 0 bit position |

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|-----------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| | — | — | — | — | — | — | DIFF44 | SIGN44 |
| 00.40 | R/W-0 |
| 23:16 | DIFF43 | SIGN43 | DIFF42 ⁽²⁾ | SIGN42 ⁽²⁾ | DIFF41 ⁽²⁾ | SIGN41 ⁽²⁾ | DIFF40 ⁽²⁾ | SIGN40 ⁽²⁾ |
| 45.0 | R/W-0 |
| 15.8 | DIFF39 ⁽²⁾ | SIGN39 ⁽²⁾ | DIFF38 ⁽²⁾ | SIGN38 ⁽²⁾ | DIFF37 ⁽²⁾ | SIGN37 ⁽²⁾ | DIFF36 ⁽²⁾ | SIGN36 ⁽²⁾ |
| 7.0 | R/W-0 |
| 7:0 | DIFF35 ⁽²⁾ | SIGN35 ⁽²⁾ | DIFF34 ⁽¹⁾ | SIGN34 ⁽¹⁾ | DIFF33 ⁽¹⁾ | SIGN33 ⁽¹⁾ | DIFF32 ⁽¹⁾ | SIGN32 ⁽¹⁾ |

REGISTER 28-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3

Legend:

| R = Readable bit | W = Writable bit | U = Unimplemented bit, r | ead as '0' |
|-------------------|------------------|--------------------------|--------------------|
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

| bit 31-26 | Unimplemented: Read as '0' |
|-----------|--|
| bit 25 | DIFF44: AN44 Mode bit |
| | 1 = AN44 is using Differential mode |
| | 0 = AN44 is using Single-ended mode |
| bit 24 | SIGN44: AN44 Signed Data Mode bit |
| | 1 = AN44 is using Signed Data mode |
| | 0 = AN44 is using Unsigned Data mode |
| bit 23 | DIFF43: AN43 Mode bit |
| | 1 = AN43 is using Differential mode |
| | 0 = AN43 is using Single-ended mode |
| bit 22 | SIGN43: AN43 Signed Data Mode bit |
| | 1 = AN43 is using Signed Data mode |
| | 0 = AN43 is using Unsigned Data mode |
| bit 21 | DIFF42: AN42 Mode bit ⁽²⁾ |
| | 1 = AN42 is using Differential mode |
| | 0 = AN42 is using Single-ended mode |
| bit 20 | SIGN42: AN42 Signed Data Mode bit ⁽²⁾ |
| | 1 = AN42 is using Signed Data mode |
| | 0 = AN42 is using Unsigned Data mode |
| bit 19 | DIFF41: AN41 Mode bit ⁽²⁾ |
| | 1 = AN41 is using Differential mode |
| | 0 = AN41 is using Single-ended mode |
| bit 18 | SIGN41: AN41 Signed Data Mode bit ⁽²⁾ |
| | 1 = AN41 is using Signed Data mode |
| | 0 = AN41 is using Unsigned Data mode |
| bit 17 | DIFF40: AN40 Mode bit ⁽²⁾ |
| | 1 = AN40 is using Differential mode |
| | 0 = AN40 is using Single-ended mode |
| | |
| Note 1: | This bit is not available on 64-pin devices. |

2: This bit is not available on 64-pin and 100-pin devices.

NOTES:

34.0 SPECIAL FEATURES

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 32. "Configuration" (DS60001124) and "Programming Section 33. and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web site (www.microchip.com/PIC32).

PIC32MZ EF devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])
- Internal temperature sensor

34.1 Configuration Bits

PIC32MZ EF devices contain two Boot Flash memories (Boot Flash 1 and Boot Flash 2), each with an associated configuration space. These configuration spaces can be programmed to contain various device configurations. Configuration space that is aliased by the Lower Boot Alias memory region is used to provide values for the following Configuration registers. See **4.1.1 "Boot Flash Sequence and Configuration Spaces"** for more information.

- DEVSIGN0/ADEVSIGN0: Device Signature Word
 0 Register
- DEVCP0/ADEVCP0: Device Code-Protect 0
 Register
- DEVCFG0/ADEVCFG0: Device Configuration
 Word 0
- DEVCFG1/ADEVCFG1: Device Configuration Word 1
- DEVCFG2/ADEVCFG2: Device Configuration Word 2
- DEVCFG3/ADEVCFG3: Device Configuration Word 3
- DEVADCx: Device ADC Calibration Word 'x' ('x' = 0-4, 7)

The following run-time programmable Configuration registers provide additional configuration control:

- CFGCON: Configuration Control Register
- CFGEBIA: External Bus Interface Address Pin Configuration Register
- CFGEBIC: External Bus Interface Control Pin Configuration Register
- CFGPG: Permission Group Configuration Register

In addition, the DEVID register provides device and revision information, the DEVADC0-DEVADC4 and DEVADC7 registers provide ADC module calibration/ configuration data, and the DEVSN0 and DEVSN1 registers contain a unique serial number of the device.

Note: Do not use Word program operation (NVMOP<3:0> = 0001) when programming the device Words that are described in this section.

35.0 INSTRUCTION SET

The PIC32MZ EF family instruction set complies with the MIPS32[®] Release 5 instruction set architecture. The PIC32MZ EF device family *does not* support the following features:

- Core extend instructions
- Coprocessor 2 instructions

Note: Refer to "MIPS32[®] Architecture for Programmers Volume II: The MIPS32[®] Instruction Set" at www.imgtec.com for more information.



FIGURE 37-3: I/O TIMING CHARACTERISTICS

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family



64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|-------------|------|----------|------|
| Dimension | MIN | NOM | MAX | |
| Contact Pitch | E | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 11.40 | |
| Contact Pad Spacing | C2 | | 11.40 | |
| Contact Pad Width (X28) | X1 | | | 0.30 |
| Contact Pad Length (X28) | Y1 | | | 1.50 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2085B Sheet 1 of 1

144-Lead Plastic Thin Quad Flat Pack (PH) - 16x16 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|---------------------------|----|-------------|-------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | 0.40 BSC | | |
| Contact Pad Spacing | C1 | | 17.40 | |
| Contact Pad Spacing | C2 | | 17.40 | |
| Contact Pad Width (X144) | X1 | | | 0.20 |
| Contact Pad Length (X144) | Y1 | | | 1.45 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2155B