



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
roduct Status	Active
fore Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
peed	180MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
lumber of I/O	46
rogram Memory Size	512KB (512K x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	128K x 8
oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
ata Converters	A/D 24x12b
Scillator Type	Internal
perating Temperature	-40°C ~ 125°C
Nounting Type	Surface Mount
ackage / Case	64-TQFP
upplier Device Package	64-TQFP (10x10)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efk064-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-8: UART1 THROUGH UART6 PINOUT I/O DESCRIPTIONS

		Pin Nu	mber					
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description	
			Unive	ersal Asyr	chronou	ıs Receive	r Transmitter 1	
U1RX	PPS	PPS	PPS	PPS	I	ST	UART1 Receive	
U1TX	PPS	PPS	PPS	PPS	0	_	UART1 Transmit	
U1CTS	PPS	PPS	PPS	PPS	I	ST	UART1 Clear to Send	
U1RTS	PPS	PPS	PPS	PPS	0	_	UART1 Ready to Send	
			Unive	rsal Asyr	chronou	s Receive	r Transmitter 2	
U2RX	PPS	PPS	PPS	PPS	I	ST	UART2 Receive	
U2TX	PPS	PPS	PPS	PPS	0	_	UART2 Transmit	
U2CTS	PPS	PPS	PPS	PPS	I	ST	UART2 Clear To Send	
U2RTS	PPS	PPS	PPS	PPS	0	_	UART2 Ready To Send	
			Unive	rsal Asyr	chronou	s Receive	r Transmitter 3	
U3RX	PPS	PPS	PPS	PPS	I	ST	UART3 Receive	
U3TX	PPS	PPS	PPS	PPS	0	_	UART3 Transmit	
U3CTS	PPS	PPS	PPS	PPS	I	ST	UART3 Clear to Send	
U3RTS	PPS	PPS	PPS	PPS	0	_	UART3 Ready to Send	
			Unive	rsal Asyr	chronou	s Receive	r Transmitter 4	
U4RX	PPS	PPS	PPS	PPS	I	ST	UART4 Receive	
U4TX	PPS	PPS	PPS	PPS	0	_	UART4 Transmit	
U4CTS	PPS	PPS	PPS	PPS	I	ST	UART4 Clear to Send	
U4RTS	PPS	PPS	PPS	PPS	0	_	UART4 Ready to Send	
			Unive	rsal Asyr	chronou	s Receive	r Transmitter 5	
U5RX	PPS	PPS	PPS	PPS	I	ST	UART5 Receive	
U5TX	PPS	PPS	PPS	PPS	0	_	UART5 Transmit	
U5CTS	PPS	PPS	PPS	PPS	I	ST	UART5 Clear to Send	
U5RTS	PPS	PPS	PPS	PPS	0	_	UART5 Ready to Send	
	•	•	Unive	rsal Asyr	chronou	s Receive	r Transmitter 6	
U6RX	PPS	PPS	PPS	PPS	I	ST	UART6 Receive	
U6TX	PPS	PPS	PPS	PPS	0	_	UART6 Transmit	
U6CTS	PPS	PPS	PPS	PPS	I	ST	T UART6 Clear to Send	
U6RTS	PPS	PPS	PPS	PPS	0	_	UART6 Ready to Send	

CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

- bit 16 V: Invalid Operation bit
- bit 15 Z: Divide-by-Zero bit
- bit 14 O: Overflow bit
- bit 13 U: Underflow bit
- bit 12 I: Inexact bit

bit 11-7 ENABLES<4:0>: FPU Exception Enable bits

These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the FCSR or one of its alternative representations.

- bit 11 V: Invalid Operation bit
- bit 10 Z: Divide-by-Zero bit
- bit 9 O: Overflow bit
- bit 8 U: Underflow bit
- bit 7 I: Inexact bit
- bit 6-2 FLAGS<4:0>: FPU Flags bits

These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.

- bit 6 V: Invalid Operation bit
- bit 5 **Z:** Divide-by-Zero bit
- bit 4 O: Overflow bit
- bit 3 U: Underflow bit
- bit 2 I: Inexact bit
- bit 1-0 RM<1:0>: Rounding Mode control bits
 - 11 =Round towards Minus Infinity $(-\infty)$
 - 10 = Round towards Plus Infinity (+ ∞)
 - 01 = Round toward Zero (0)
 - 00 = Round to Nearest

4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source.For detailed information, refer to Section 48. "Memory Organization and Permissions" in the "PIC32 Family Reference Manual", which is available Microchip web site the (www.microchip.com/PIC32).

PIC32MZ EF microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, PIC32MZ EF devices allow execution from data memory.

Key features include:

- · 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/ KSEG1/KSEG2/KSEG3) mode address space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Cacheable (KSEG0/KSEG2) and non-cacheable (KSEG1/KSEG3) address regions
- Read/write permission access to predefined memory regions

4.1 Memory Layout

PIC32MZ EF microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The main memory maps for the PIC32MZ EF devices are illustrated in Figure 4-1 through Figure 4-4. Figure 4-5 provides memory map information for boot Flash and boot alias. Table 4-1 provides memory map information for Special Function Registers (SFRs).

TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

1170 DCHISSIZ 15:0	SS										Bit	s	•							
1170 DCH1SIZ 15:0 CHSSIZ-15:0> D	Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
180 CHIDSIZ 15:0 CHIDSIZ 15:0	1170	DCU10017	31:16	_	_	_	_	_	I	_	_	_	_	_	1	_	_	_	_	0000
189 DCH1051Z 15:0	1170	DCHTSSIZ	15:0								CHSSIZ	<15:0>								0000
1190 DCHISPTR 15:0 CHISPTR 15:	1180	DCH1DSI7	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1190 DCH1SPT 15:0	1100	DCHTD3IZ	15:0								CHDSIZ-	<15:0>								0000
1140 DCH1OPTR 31:16	1100	DCH1SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1140 DCHIDPTR 15.0 CHDPTR< 15.0 CHDPTR< 15.0 CHCSIZ 15.0 CHCCSIZ 15.0 CHCSIZ 15.0 CH	1190	DOITIOI IIX	15:0								CHSPTR	<15:0>								0000
1150	1140	DCH1DPTR	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1160 DCH1CSIZ 15.0	11710	DOITIDI TIX	15:0								CHDPTR	<15:0>								0000
150	11B0	DCH1CSIZ		_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1100 DCH1DAT								1		ı	CHCSIZ	<15:0>	ı			ı	1		ı	0000
11D0 DCH1DAT 15:0	11C0	DCH1CPTR		_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	0000
11E0 DCH2CON 15:0 CHPIGN=7:0> CHPIGN=7:0> CHPIGN=7:0> CHPIGN=7:0> CHPIGN=7:0> CHPIGN=7:0> CHPIGN=7:0> CHCHNS CHEN CHAED CHCHN CHAEN CH										ı		<15:0>	ı						1	0000
11E0 DCH2CON 15:0 CHBUSY — CHPIGNEN — CHPATLEN — CHCHNS CHEN CHAED CHCHN CHAEN — CHAEN	11D0	DCH1DAT		_	_	_		_	_	_		_	_	_	_	_	_	_	_	0000
11E0 DCH2CON 15:0 CHBUSY		15:0 CHPDAT<15:0>								0000										
11F0 DCH2ECON 31:16	11E0	DCH2CON	_				CHPIG			ı	_	_			_		_			0000
11F0 DCH2ECON 15:0 CHSIRQ<7:0> CFORCE CABORT PATEN SIRQEN AIRQEN - F						CHPIGNEN		CHPATLEN		_		CHEN	CHAED	CHCHN			CHEDET	CHPR	:l<1:0>	0000
1200 DCH2INT 31:16	11F0	DCH2ECON		_	_	_		_	_	_	_									00FF
1210 DCH2SIA 15:0			_				CHSIR	Q<7:0>												FF00
1210 DCH2SSA 31:16	1200	DCH2INT	_			_		_		_										0000
1210 DCH2SSA 15:0 CHSSA 1220 DCH2DSA 15:0 CHDSA<31:0> 0 1230 DCH2SSIZ 31:16				_		_		_		_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
1220 DCH2DSA 15:0 CHDSA 1230 DCH2SSIZ 31:16 -	1210	DCH2SSA									CHSSA	<31:0>								0000
1230 DCH2SSIZ 31:16 — — — — — — — — — — — — — — — — — — —	1220	DCH2DSA									CHDSA	<31:0>								0000
1230 DCH2SSIZ				_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1240 DCH2DSIZ 31:16 — — — — — — — — — — — — — — — — — — —	1230	DCH2SSIZ	_									<15:0>								0000
1240 DCH2DSIZ				_		_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1250 DCH2SPTR 31:16 — — — — — — — — — — — — — — — — — — —	1240	DCH2DSIZ	_								CHDSI7	<15:0>								0000
1250 DCH2SPTR 15:0 CHSPTR<15:0> 0 1260 DCH2DPTR 31:16 0 15:0 CHDPTR<15:0> 0 131:16 0 15:0 CHDPTR<15:0> 0 15:0 CHDPTR<15:0				_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1260 DCH2DPTR 31:16 — — — — — — — — — — — — — — — — — — —	1250	DCH2SPTR	_								CHSPTR	<15:0>								0000
1260 DCH2DPTR 15:0 CHDPTR<15:0> 0	l			_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
31:16 - - - - - - - - - -	1260	DCH2DPTR									CHDPTR	<15:0>								0000
177/1111/197/1817	4076	DOI 1000:2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1270 DCH2CSIZ 15:0 CHCSIZ<15:0> 0	1270	DCH2CSIZ	15:0								CHCSIZ	<15:0>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 11-14: USBFIFOA: USB FIFO ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31.24	— — RXFIFOAD<12:8>											
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10	RXFIFOAD<7:0>											
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
13.6	_	_	_		T	(FIFOAD<12:	8>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0		TXFIFOAD<7:0>										

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 **Unimplemented:** Read as '0'

bit 28-16 RXFIFOAD<12:0>: Receive Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

0000000000010 = 0x0010

0000000000001 = 0x0008

0000000000000 = 0x0000

bit 15-13 Unimplemented: Read as '0'

bit 12-0 TXFIFOAD<12:0>: Transmit Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

0000000000010 = 0x0010

0000000000001 = 0x0008

0000000000000 = 0x0000

TABLE 12-2: INPUT PIN SELECTION

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[pin name]R Value to RPn Pin Selection
INT3	INT3R	INT3R<3:0>	0000 = RPD2
T2CK	T2CKR	T2CKR<3:0>	0001 = RPG8
T6CK	T6CKR	T6CKR<3:0>	0010 = RPF4
IC3	IC3R	IC3R<3:0>	0011 = RPD10 0100 = RPF1
IC7	IC7R	IC7R<3:0>	0100 = RPF1
U1RX	U1RXR	U1RXR<3:0>	0110 = RPB10
U2CTS	U2CTSR	U2CTSR<3:0>	0111 = RPC14
U5RX	U5RXR	U5RXR<3:0>	1000 = RPB5
U6CTS	U6CTSR	U6CTSR<3:0>	1001 = Reserved 1010 = RPC1 ⁽¹⁾
SDI1	SDI1R	SDI1R<3:0>	1010 = RPC1(7)
SDI3	SDI3R	SDI3R<3:0>	1100 = RPG1 ⁽¹⁾
SDI5 ⁽¹⁾	SDI5R ⁽¹⁾	SDI5R<3:0> ⁽¹⁾	1101 = RPA14 ⁽¹⁾
SS6 ⁽¹⁾	SS6R ⁽¹⁾	SS6R<3:0> ⁽¹⁾	1110 = RPD6 ⁽²⁾
REFCLKI1	REFCLKI1R	REFCLKI1R<3:0>	1111 = Reserved
INT4	INT4R	INT4R<3:0>	0000 = RPD3
T5CK	T5CKR	T5CKR<3:0>	0001 = RPG7
T7CK	T7CKR	T7CKR<3:0>	0010 = RPF5 0011 = RPD11
IC4	IC4R	IC4R<3:0>	0100 = RPF0
IC8	IC8R	IC8R<3:0>	
U3RX	U3RXR	U3RXR<3:0>	0111 = RPC13
U4CTS	U4CTSR	U4CTSR<3:0>	1000 = RPB3 1001 = Reserved
SDI2	SDI2R	SDI2R<3:0>	1010 = RPC4 ⁽¹⁾
SDI4	SDI4R	SDI4R<3:0>	
C1RX ⁽³⁾	C1RXR ⁽³⁾	C1RXR<3:0> ⁽³⁾	1101 = RPA15 ⁽¹⁾
REFCLKI4	REFCLKI4R	REFCLKI4R<3:0>	1110 = RPD7 ⁽²⁾
INT2	INT2R	INT2R<3:0>	1111 = Reserved 0000 = RPD9
T3CK	T3CKR	T3CKR<3:0>	0000 = RPG6
T8CK	T8CKR	T8CKR<3:0>	0010 = RPB8
IC2	IC2R	IC2R<3:0>	0011 = RPB15
IC5	IC5R	IC5R<3:0>	0100 = RPD4
IC9	IC9R	IC9R<3:0>	0101 = RPB0 0110 = RPE3
U1CTS	U1CTSR	U1CTSR<3:0>	0110 = RPB7
			1000 = Reserved
U2RX	U2RXR	U2RXR<3:0>	1001 = RPF12 ⁽¹⁾
U5CTS	U5CTSR	U5CTSR<3:0>	1010 = RPD12 ⁽¹⁾
<u>SS1</u>	SS1R	SS1R<3:0>	$1011 = RPF8^{(1)}$ $1100 = RPC3^{(1)}$
SS3	SS3R	SS3R<3:0>	$\frac{1100 = RPC3^{(1)}}{1101 = RPE9^{(1)}}$
SS4	SS4R	SS4R<3:0>	11101 = Rr L9.7
SS5 ⁽¹⁾	SS5R ⁽¹⁾	SS5R<3:0> ⁽¹⁾	1111 = Reserved
C2RX ⁽³⁾	C2RXR ⁽³⁾	C2RXR<3:0> ⁽³⁾	

Note 1: This selection is not available on 64-pin devices.

^{2:} This selection is not available on 64-pin or 100-pin devices.

^{3:} This selection is not available on devices without a CAN module.

TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SS										E	Bits								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1404	INT1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
1404	INTTR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT1F	R<3:0>		0000
1408	INT2R	31:16	1	_	_	_	_	_	_	1	1	1	_	_	1	_	_	_	0000
1400	INTZK	15:0	1	_	_	_	_	-	_	1	1	1	_	_		INT2F	R<3:0>		0000
140C	INT3R	31:16	1	_	_	_	_	-	_	1	1	1	_	_	I	_	_	_	0000
1400	INTOR	15:0	1	_	_	_	_	_	_	1	1	1	_	_		INT3F	R<3:0>		0000
1410	INT4R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1410	IIN I 4K	15:0	_	_	_	_	_	_	_	_	_	_	_	_		INT4F	R<3:0>		0000
1410	TACKD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1418	T2CKR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T2CK	R<3:0>		0000
4440	T3CKR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
141C	IJUNK	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T3CK	R<3:0>	•	0000
4.400	TAOME	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
1420	T4CKR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T4CK	R<3:0>		0000
4.40.4	TEOUD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1424	T5CKR	15:0	_	_	_	_	_	_	_	_	_	_	_	_		T5CK	R<3:0>	•	0000
4.400	TOOLO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1428	T6CKR	15:0	1	_	_	_	_	_	_		-	_	_	_		T6CK	R<3:0>	•	0000
	T=0./D	31:16	1	_	_	_	_	_	_		-	_	_	_	_	_	_	_	0000
142C	T7CKR	15:0	1	_	_	_	_	_	_		-	_	_	_		T7CK	R<3:0>	•	0000
	T001/D	31:16	1	_	_	_	_	_	_		-	_	_	_	_	_	_	_	0000
1430	T8CKR	15:0	1	_	_	_	_	_	_		-	_	_	_		T8CK	R<3:0>	•	0000
	T001/D	31:16	1	_	_	_	_	_	_		-	_	_	_	_	_	_	_	0000
1434	T9CKR	15:0		_	_	_	_	_	_		-		_	_		T9CK	R<3:0>	•	0000
	10.15	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1438	IC1R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		IC1R	<3:0>		0000
	10	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
143C	IC2R	15:0	_	_	_	_	_	_	_	_	_	_	_	_				0000	
		31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
1440	IC3R	15:0		_	_	_	_	_	_	_	_	_	_	_		IC3R	<3:0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

^{2:} This register is not available on devices without a CAN module.




FIGURE 14-2: TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9 BLOCK DIAGRAM (32-BIT)

I²C BLOCK DIAGRAM **FIGURE 21-1:** Internal Data Bus I2CxRCV Read Shift Clock I2CxRSR LSB SDAx Address Match Write Match Detect I2CxMSK Read Write I2CxADD Read Start and Stop Bit Detect Write Start and Stop **I2CxSTAT** Bit Generation Control Logic Read Collision Write Detect **I2CxCON** Acknowledge Read Generation Clock Stretching Write **I2CxTRN** LSB Read Shift Clock Reload Control Write **BRG Down Counter I2CxBRG** Read PBCLK2

DS60001320D-page 354

REGISTER 21-2: I2CxSTAT: I²C STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0, HS, HC	R-0, HS, HC	R/C-0, HS, HC	U-0	U-0	R/C-0, HS	R-0, HS, HC	R-0, HS, HC
15:8	ACKSTAT	TRSTAT	ACKTIM		_	BCL	GCSTAT	ADD10
7.0	R/C-0, HS, SC	R/C-0, HS, SC	R-0, HS, HC	R/C-0, HS, HC	R/C-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:	HS = Hardware Set	HC = Hardware Cleared	SC = Software Cleared
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit

bit 31-16 Unimplemented: Read as '0'

bit 15 ACKSTAT: Acknowledge Status bit

(when operating as I²C master, applicable to master transmit operation)

- 1 = NACK received from slave
- 0 = ACK received from slave

Hardware set or clear at end of slave Acknowledge.

bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation)

- 1 = Master transmit is in progress (8 bits + ACK)
- 0 = Master transmit is not in progress

Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.

- bit 13 **ACKTIM:** Acknowledge Time Status bit (Valid in I²C Slave mode only)
 - $1 = I^2C$ bus is in an Acknowledge sequence, set on the eight falling edge of SCL clock
 - 0 = Not an Acknowledge sequence, cleared on 9th rising edge of SCL clock
- bit 12-11 Unimplemented: Read as '0'
- bit 10 BCL: Master Bus Collision Detect bit
 - 1 = A bus collision has been detected during a master operation
 - 0 = No collision

Hardware set at detection of bus collision.

- bit 9 GCSTAT: General Call Status bit
 - 1 = General call address was received
 - 0 = General call address was not received

Hardware set when address matches general call address. Hardware clear at Stop detection.

- bit 8 ADD10: 10-bit Address Status bit
 - 1 = 10-bit address was matched
 - 0 = 10-bit address was not matched

Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.

- bit 7 IWCOL: Write Collision Detect bit
 - 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy
 - 0 = No collision

Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).

- bit 6 I2COV: Receive Overflow Flag bit
 - 1 = A byte was received while the I2CxRCV register is still holding the previous byte
 - 0 = No overflow

Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

REGISTER 28-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2 (CONTINUED)

bit 6 SIGN19: AN19 Signed Data Mode bit(1) 1 = AN19 is using Signed Data mode 0 = AN19 is using Unsigned Data mode bit 5 DIFF18: AN18 Mode bit 1 = AN18 is using Differential mode 0 = AN18 is using Single-ended mode bit 4 SIGN18: AN18 Signed Data Mode bit 1 = AN18 is using Signed Data mode 0 = AN18 is using Unsigned Data mode bit 3 DIFF17: AN17 Mode bit 1 = AN17 is using Differential mode 0 = AN17 is using Single-ended mode SIGN17: AN17 Signed Data Mode bit bit 2 1 = AN17 is using Signed Data mode 0 = AN17 is using Unsigned Data mode bit 1 DIFF16: AN16 Mode bit 1 = AN16 is using Differential mode 0 = AN16 is using Single-ended mode bit 0 SIGN16: AN16 Signed Data Mode bit 1 = AN16 is using Signed Data mode

Note 1: This bit is not available on 64-pin devices.

0 = AN16 is using Unsigned Data mode

REGISTER 28-20: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC							
31:24				CVDDAT	A<15:8>					
22,46	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC							
23:16	CVDDATA<7:0>									
45.0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC		
15:8	_	_			AINID	<5:0>				
7.0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO		

Legend:	HS = Hardware Set	HC = Hardware Cleared
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown

bit 31-16 CVDDATA<15:0>: CVD Data Status bits

In CVD mode, these bits obtain the CVD differential output data (subtraction of CVD positive and negative measurement), whenever a Digital Comparator interrupt is generated. The value in these bits is compliant with the FRACT bit (ADCCON1<23>) and is always signed.

bit 15-14 Unimplemented: Read as '0'

bit 13-8 AINID<5:0>: Digital Comparator 0 Analog Input Identification (ID) bits

When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being monitored by Digital Comparator 0.

Note: In normal ADC mode, only analog inputs <31:0> can be processed by the Digital Comparator 0. The Digital Comparator 0 also supports the CVD mode, in which all Class 2 and Class 3 analog inputs may be stored in the AINID<5:0> bits.

111111 = Reserved

•

101101 = Reserved

101100 = AN44 is being monitored

101011 = AN43 is being monitored

•

000001 = AN1 is being monitored

000000 = AN0 is being monitored

- bit 7 ENDCMP: Digital Comparator 0 Enable bit
 - 1 = Digital Comparator 0 is enabled
 - 0 = Digital Comparator 0 is not enabled, and the DCMPED status bit (ADCCMP0CON<5>) is cleared
- bit 6 DCMPGIEN: Digital Comparator 0 Global Interrupt Enable bit
 - 1 = A Digital Comparator 0 interrupt is generated when the DCMPED status bit (ADCCMP0CON<5>) is set
 - 0 = A Digital Comparator 0 interrupt is disabled
- bit 5 DCMPED: Digital Comparator 0 "Output True" Event Status bit

The logical conditions under which the digital comparator gets "True" are defined by the IEBTWN, IEHIHI, IEHILO, IELOHI, and IELOLO bits.

Note: This bit is cleared by reading the AINID<5:0> bits or by disabling the Digital Comparator module (by setting ENDCMP to '0').

- 1 = Digital Comparator 0 output true event has occurred (output of Comparator is '1')
- 0 = Digital Comparator 0 output is false (output of comparator is '0')
- bit 4 **IEBTWN:** Between Low/High Digital Comparator 0 Event bit
 - 1 = Generate a digital comparator event when DCMPLO<15:0> ≤ DATA<31:0> < DCMPHI<15:0>
 - 0 = Do not generate a digital comparator event

REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	-	-		_	_
23:16	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
23.10	_	WAKFIL	_	_	_	SEG	S2PH<2:0> ⁽¹	,4)
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	SEG2PHTS ⁽¹⁾	SAM ⁽²⁾	(SEG1PH<2:0:	>	Р	RSEG<2:0>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	SJW<1:	0>(3)			BRP<	5:0>		

Legend: HC = Hardware Clear S = Settable bit

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-23 Unimplemented: Read as '0'

bit 22 WAKFIL: CAN Bus Line Filter Enable bit

1 = Use CAN bus line filter for wake-up

0 = CAN bus line filter is not used for wake-up

bit 21-19 Unimplemented: Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits^(1,4)

111 = Length is 8 x TQ

•

•

•

000 = Length is 1 x TQ

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit⁽¹⁾

1 = Freely programmable

0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 SAM: Sample of the CAN Bus Line bit (2)

1 = Bus line is sampled three times at the sample point

0 = Bus line is sampled once at the sample point

bit 13-11 SEG1PH<2:0>: Phase Buffer Segment 1 bits(4)

111 = Length is 8 x TQ

•

•

•

 $000 = \text{Length is } 1 \times \text{TQ}$

Note 1: SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.

2: 3 Time bit sampling is not allowed for BRP < 2.

3: $SJW \leq SEG2PH$.

4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

DS600013	֡
ā	
ŏ	١
~	֡
\sim	
\bar{c}	
3200-)
N	
c	١
ਨੂ	
-page	
æ	
20	
Ň	j
_	Į

TABLE 30-5: ETHERNET CONTROLLER REGISTER SUMMARY (CONTINUED)

ess		0					Bits				g								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
22B0	LIVI) (O I	31:16	_	_			_		_	_	_	_	_	_	_	_	_	_	0000
2200	MWTD	15:0	MWTD<15:0> 0000																
22C0	EMAC1 MRDD	31:16	_	_	-	1	_	1	_	_	_	_	_	_	_	_	_	_	0000
2200		15:0	MRDD<15:0>											0000					
22D0	EMAC1	31:16	_	_		I	_	I	-	_	-	_	_	_	_	_	_	_	0000
2200	MIND	15:0	_	_	1	1	1	1	_	_	-	_	_	_	LINKFAIL	NOTVALID	SCAN	MIIMBUSY	0000
2300		31:16	_	_		I	_	I	_	_	-	_	_	_	_	_	_	_	xxxx
2300	SA0 ⁽²⁾	15:0	5:0 STNADDR6<7:0> STNADDR5<7:0>										xxxx						
2310		31:16	_	_	-	_	-	_	_	_	_	_	_	_	_	_	_	_	xxxx
2310	SA1 ⁽²⁾	15:0				STNADE	R4<7:0>							STNADE	DR3<7:0>				xxxx
2220		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
2320	SA2 ⁽²⁾	15:0				STNADE)R2<7:0>							STNADE	DR1<7:0>				xxxx

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Reset values default to the factory programmed value.

34.2 Registers

TABLE 34-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

	LL 34-1			O. DE 1	.0_ 00.	AL IGUIVE			J										
ess		•								В	Bits								3
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FFCO	DEVCFG3	31:16	_	FUSBIDIO	IOL1WAY	PMDL1WAY	PGL1WAY	_	FETHIO	FMIIEN	_	-	_	_	_	_	_	_	xxxx
FFCU	DEVCEGS	15:0								USERI	D<15:0>								xxxx
EEC4	DEVCFG2	31:16		UPLLFSEL	_	_	_	_	_	_	_	-	_		_	FPLL	ODIV<2:0>		xxxx
1104	DE VOI GZ	15:0	_			FPL	LMULT<6:0:	>			FPLLICLK	FI	PLLRNG<2:0>		_	FPLI	_IDIV<2:0>		xxxx
FFC8	DEVCFG1		FDMTEN			OMTCNT<4:0>	•		FWDTWII		FWDTEN	WINDIS	WDTSPGM		WDTPS<4:0>				xxxx
		15:0		SM<1:0>	_	_	_	OSCIOFNC	POSCM	OD<1:0>	IESO	FSOSCEN		TINTV<2:0>		.	OSC<2:0>		xxxx
FFCC	DEVCFG0	31:16	_	EJTAGBEN	_	_	_	_	_	_	_	_	POSCBOOST		AIN<1:0>	SOSCBOOST	SOSCGA		xxxx
		15:0	SMCLR		DBGPER<2:0		_	FSLEEP	FECCC		_	BOOTISA	TRCEN		L<1:0>	JTAGEN	DEBUG	-	xxxx
FFD0	DEVCP3	31:16				_					_		_			_			xxxx
		15:0			_	_	_	_	_	_	_	_	_	_		_	_		xxxx
FFD4	DEVCP2	31:16 15:0		_	_	_	_				_		_	_		_			xxxx
		31:16			_	_					_		_			_			xxxx
FFD8	DEVCP1	15:0		_	_	_	_	_	_	_	_		_			_	_		xxxx
		31:16		_	_	CP	_	_	_		_		_			_			xxxx
FFDC	DEVCP0	15:0		_	_	_	_	_	_	_	_	_	_	_	_	_	_		xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
FFE0	DEVSIGN3	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
CCC 4	DEVSIGN2	31:16	_	_	_	_	_			_	_	I	_	I		_	_	_	xxxx
FFE4	DE VOIGN2	15:0	_	_	_	_	_	_	_	_	_		_			_	_	_	xxxx
FFΕΩ	DEVSIGN1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
11 6		15:0	_	_	_	_	_	_	_	_	_	ı	_	-	_	_	_		xxxx
FFEC	DEVSIGN0	31:16	0	_	_	_	_	_	_		_	_	_	_		_			xxxx
FFEC	DE VOIGINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal

37.1 DC Characteristics

TABLE 37-1: OPERATING MIPS VS. VOLTAGE

	V _{DD} Range	Temp. Range	Max. Frequency	
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices	Comment
DC5	2.1V-3.6V	-40°C to +85°C	200 MHz	_

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

TABLE 37-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD - S IOH)	PD		PINT + PI/C)	W
I/O Pin Power Dissipation: PI/O = S (({VDD - VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation		(TJ – TA)/θJ	Α	W

TABLE 37-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θЈА	28	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θЈА	49	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θЈА	43	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θЈА	40	_	°C/W	1
Package Thermal Resistance, 124-pin VTLA (9x9x0.9 mm)	θЈА	30	_	°C/W	1
Package Thermal Resistance, 144-pin TQFP (16x16x1 mm)	θЈА	42	_	°C/W	1
Package Thermal Resistance, 144-pin LQFP (20x20x1.4 mm)	θЈА	39	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.


TABLE 38-3: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

TABLE 30-3. DO OTTAKAOTEKIOTIOO. IDEE OOKKERT (IIDEE)										
DC CHARAC	TERISTICS		(unless of	Standard Operating Conditions: 2.1V to 3.6V unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +125°C for Extended						
Parameter No.	Typical ⁽²⁾	Maximum ⁽⁴⁾	Units	Conditions						
Idle Current	(IIDLE): Core	Off, Clock on	Base Curre	ent (Note 1)						
EDC30a	7	52	mA	4 MHz (Note 3)						
EDC31a	8	56	mA	10 MHz						
EDC32a	13	66	mA	60 MHz (Note 3)						
EDC33a	21	86	mA	130 MHz (Note 3)						
EDC34	26	96	mA	180 MHz (Note 3)						

- **Note 1:** The test conditions for IIDLE current measurements are as follows:
 - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL is disabled (USBPMD = 1), VUSB3V3 is connected to Vss, PBCLKx divisor = 1:128 ('x' ≠ 7)
 - CPU is in Idle mode (CPU core Halted)
 - L1 Cache and Prefetch modules are disabled
 - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
 - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - RTCC and JTAG are disabled
 - **2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: This parameter is characterized, but not tested in manufacturing.
 - **4:** Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Contact Pitch	Е		0.50 BSC		
Pad Clearance	G1	0.20			
Pad Clearance	G2	0.20			
Pad Clearance	G3	0.20			
Pad Clearance	G4	0.20			
Contact to Center Pad Clearance (X4)	G5	0.30			
Optional Center Pad Width	T2			6.60	
Optional Center Pad Length	W2			6.60	
Optional Center Pad Chamfer (X4)	W3		0.10		
Contact Pad Spacing	C1		8.50		
Contact Pad Spacing	C2		8.50		
Contact Pad Width (X124)	X1			0.30	
Contact Pad Length (X124)	X2			0.30	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

A.7 Interrupts and Exceptions

The key difference between Interrupt Controllers in PIC32MX5XX/6XX/7XX devices and PIC32MZ EF devices concerns vector spacing. Previous PIC32MX devices had fixed vector spacing, which is adjustable in set increments, and every interrupt had the same amount of space. PIC32MZ EF devices replace this with a variable offset spacing, where each interrupt has an offset register to determine where to begin execution.

In addition, the IFSx, IECx, and IPCx registers for old peripherals have shifted to different registers due to new peripherals. Please refer to **7.0** "CPU Exceptions and Interrupt Controller" to determine where the interrupts are now located.

Table A-8 lists differences (indicated by **Bold** type) in the registers that will affect software migration.

TABLE A-8: INTERRUPT DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Vector :	Spacing
On PIC32MX devices, the vector spacing was determined by the VS field in the CPU core.	On PIC32MZ EF devices, the vector spacing is variable and determined by the Interrupt controller. The VOFFx<17:1> bits in the OFFx register are set to the offset from EBASE where the interrupt service routine is located.
VS<4:0> (IntCtl<9:5>: CP0 Register 12, Select 1) 10000 = 512-byte vector spacing 01000 = 256-byte vector spacing 00100 = 128-byte vector spacing 00010 = 64-byte vector spacing 00001 = 32-byte vector spacing 00000 = 0-byte vector spacing	VOFFx<17:1> (OFFx<17:1>) Interrupt Vector 'x' Address Offset bits
Shadow Re	egister Sets
On PIC32MX devices, there was one shadow register set which could be used during interrupt processing. Which interrupt priority could use the shadow register set was determined by the FSRS-SEL field in DEVCFG3 and SS0 on INTCON.	On PIC32MZ EF devices, there are seven shadow register sets, and each priority level can be assigned a shadow register set to use via the PRIxSS<3:0> bits in the PRISS register. The SS0 bit is also moved to PRISS<0>.
FSRSSEL<2:0> (DEVCFG3<18:16>) 111 = Assign Interrupt Priority 7 to a shadow register set 110 = Assign Interrupt Priority 6 to a shadow register set 011 = Assign Interrupt Priority 1 to a shadow register set 012 = Assign Interrupt Priority 1 to a shadow register set 013 = All interrupt priorities are assigned to a shadow register set	PRIxSS<3:0> PRISS <y:z> 1xxx = Reserved (by default, an interrupt with a priority level of x uses Shadow Set 0) 0111 = Interrupt with a priority level of x uses Shadow Set 7 0110 = Interrupt with a priority level of x uses Shadow Set 6 • 0001 = Interrupt with a priority level of x uses Shadow Set 1 0000 = Interrupt with a priority level of x uses Shadow Set 0</y:z>
SS0 (INTCON<16>) 1 = Single vector is presented with a shadow register set 0 = Single vector is not presented with a shadow register set	SS0 (PRISS<0>) 1 = Single vector is presented with a shadow register set 0 = Single vector is not presented with a shadow register set
Sta	tus
PIC32MX devices, the VEC<5:0> bits show which interrupt is being serviced.	On PIC32MZ EF devices, the SIRQ<7:0> bits show the IRQ number of the interrupt last serviced.
VEC<5:0> (INTSTAT<5:0>) 11111-00000 = The interrupt vector that is presented to the CPU	SIRQ<7:0> (INTSTAT<7:0>) 11111111-00000000 = The last interrupt request number serviced by the CPU

M	CAN2 Register Summary 48	8
Memory Maps	Comparator56	
Devices with 1024 KB Program Memory and 256 KB	Comparator Voltage Reference57	'2
RAM63	Deadman Timer29)4
Devices with 1024 KB Program Memory and 512 KB	DEVCFG (Device Configuration Word Summary) 58	32
RAM64	Device ADC Calibration Summary 58	35
Devices with 2048 KB Program Memory65	Device ID, Revision, and Configuration Summary 58	34
Devices with 512 KB Program Memory62	Device Serial Number Summary 58	34
	DMA Channel 0-7 17	
Memory Organization	DMA CRC17	' 4
Layout	DMA Global 17	' 4
Microchip Internet Web Site	EBI38	34
MPLAB Assembler, Linker, Librarian	Ethernet Controller Register Summary	
MPLAB ICD 3 In-Circuit Debugger System609	Flash Controller	
MPLAB PM3 Device Programmer	I2C1 Through I2C5	
MPLAB REAL ICE In-Circuit Emulator System609	Input Capture 1-930	
MPLAB X Integrated Development Environment Software	Interrupt	
607	Oscillator Configuration	
MPLINK Object Linker/MPLIB Object Librarian608	Output Compare1-9	
0	Parallel Master Port	
Oscillator Configuration153	Peripheral Pin Select Input	
Output Compare309	Peripheral Pin Select Output	
D	PORTA	_
P	PORTB	
Packaging677	PORTC	
Details679	PORTD 260, 261, 26	
Marking677	PORTE 263, 26	
Parallel Master Port (PMP)369	PORTF 265, 26	
PICkit 3 In-Circuit Debugger/Programmer609	PORTG26	
Pinout I/O Descriptions	PORTH 269, 27	
ADC16	PORTJ271, 27	′2
Alternate Ethernet MII33	PORTK27	'3
Alternate Ethernet RMII33	Prefetch 17	'0
CAN31	Resets 11	0
Comparators and CVREF27	RTCC39	}2
EBI	SPI1 through SPI631	6
Ethernet MII	System Bus 7	'6
Ethernet RMII	System Bus Target 07	
External Interrupts	System Bus Target 1 7	
I2C	System Bus Target 108	
Input Capture18	System Bus Target 118	
JTAG, Trace, and Programming/Debugging35	System Bus Target 12 8	
Oscillator18	System Bus Target 13	
Output Compare	System Bus Target 2	
PMP 28	System Bus Target 3	
1 1111	System Bus Target 4	
Ports	System Bus Target 5	
Power, Ground, and Voltage Reference34		
SPI	System Bus Target 6	
SQI34		
Timers24	System Bus Target 8	
UART25	System Bus Target 9	
USB31	Timer1	
Power-on Reset (POR)	Timer1-Timer9	
and On-Chip Voltage Regulator603	UART1-636	
Power-Saving Features575	USB199, 20	
with CPU Running575	Watchdog Timer30)2
Prefetch Module169	Registers	
n	[pin name]R (Peripheral Pin Select Input) 28	31
R	ADCANCON (ADC Analog Warm-up Control Register)	
Random Number Generator (RNG)421	480	
Real-Time Clock and Calendar (RTCC)391	ADCBASE (ADC Base)47	'3
Register Map	ADCCMP1CON (ADC Digital Comparator 1 Contro	
ADEVCFG (Alternate Device Configuration Word Sum-	Register)	
mary)583	ADCCMPENx (ADC Digital Comparator 'x' Enable Reg	
CAN1 Register Summary 486	ister ('x' = 1 through 6))	