

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efk064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Device Pin Tables**

#### TABLE 2: **PIN NAMES FOR 64-PIN DEVICES**

64-PIN QFN<sup>(4)</sup> AND TQFP (TOP VIEW)

PIC32MZ0512EF(E/F/K)064 PIC32MZ1024EF(G/H/M)064 PIC32MZ1024EF(E/F/K)064 PIC32MZ2048EF(G/H/M)064

> QFN<sup>(4)</sup> **TQFP**

Pin#	Full Pin Name
1	AN17/ETXEN/RPE5/PMD5/RE5
2	AN16/ETXD0/PMD6/RE6
3	AN15/ETXD1/PMD7/RE7
4	AN14/C1IND/RPG6/SCK2/PMA5/RG6
5	AN13/C1INC/RPG7/SDA4/PMA4/RG7
6	AN12/C2IND/RPG8/SCL4/PMA3/RG8
7	Vss
8	VDD
9	MCLR
10	AN11/C2INC/RPG9/PMA2/RG9
11	AN45/C1INA/RPB5/RB5
12	AN4/C1INB/RB4
13	AN3/C2INA/RPB3/RB3
14	AN2/C2INB/RPB2/RB2
15	PGEC1/Vref-/CVref-/AN1/RPB1/RB1
16	PGED1/Vref+/CVref+/AN0/RPB0/PMA6/RB0
17	PGEC2/AN46/RPB6/RB6
18	PGED2/AN47/RPB7/RB7
19	AVDD
20	AVss
21	AN48/RPB8/PMA10/RB8
22	AN49/RPB9/PMA7/RB9
23	TMS/CVrefout/AN5/RPB10/PMA13/RB10
24	TDO/AN6/PMA12/RB11
25	Vss
26	VDD
27	TCK/AN7/PMA11/RB12
28	TDI/AN8/RB13
29	AN9/RPB14/SCK3/PMA1/RB14
30	AN10/EMDC/AEMDC/RPB15/OCFB/PMA0/RB15
31	OSC1/CLKI/RC12
32	OSC2/CLKO/RC15

Pin #	Full Pin Name
33	VBUS
34	Vusb3v3
35	Vss
36	D-
37	D+
38	RPF3/USBID/RF3
39	VDD
40	Vss
41	RPF4/SDA5/PMA9/RF4
42	RPF5/SCL5/PMA8/RF5
43	AERXD0/ETXD2/RPD9/SDA1/PMCS2/PMA15/RD9
44	ECOL/RPD10/SCL1/SCK4/RD10
45	AERXCLK/AEREFCLK/ECRS/RPD11/PMCS1/PMA14/RD11
46	AERXD1/ETXD3/RPD0/RTCC/INT0/RD0
47	SOSCI/RPC13/RC13
48	SOSCO/RPC14/T1CK/RC14
49	EMDIO/AEMDIO/RPD1/SCK1/RD1
50	ETXERR/AETXEN/RPD2/SDA3/RD2
51	AERXERR/ETXCLK/RPD3/SCL3/RD3
52	SQICS0/RPD4/PMWR/RD4
53	SQICS1/RPD5/PMRD/RD5
54	VDD
55	Vss
56	ERXD3/AETXD1/RPF0/RF0
57	TRCLK/SQICLK/ERXD2/AETXD0/RPF1/RF1
58	TRD0/SQID0/ERXD1/PMD0/RE0
59	Vss
60	VDD
61	TRD1/SQID1/ERXD0/PMD1/RE1
62	TRD2/SQID2/ERXDV/ECRSDV/AECRSDV/PMD2/RE2
63	TRD3/SQID3/ERXCLK/EREFCLK/RPE3/PMD3/RE3
64	AN18/ERXERR/PMD4/RE4

- Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.4 "Peripheral Pin Select (PPS)" for restrictions.
  - 2: Every I/O port pin (RBx-RGx) can be used as a change notification pin (CNBx-CNGx). See Section 12.0 "I/O Ports" for more information.
  - Shaded pins are 5V tolerant.
  - The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.

**TABLE 1-12:** PMP PINOUT I/O DESCRIPTIONS

PMA3         6         12         B7         52         O         —         modes)           PMA4         5         11         A8         68         O         —         PMA5         4         2         B1         2         O         —         PMA6         16         6         B3         6         O         —         PMA7         22         33         A23         48         O         —         PMA9         41         64         B36         90         O         —         PMA9         41         64         B36         90         O         —         PMA11         27         41         A27         29         O         —         PMA12         24         7         A6         11         O         —         PMA13         23         34         B19         28         O         —         Parallel Master Port Chip Select 1 Strobe         PMA14         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe         PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 1 Strobe         PMD6         58         91         B52         135         I/O		Pin Number									
PMA1	Pin Name	QFN/		•	TQFP/			Description			
PMA2	PMA0	30	44	B24	30	I/O	TTL/ST				
PMA3         6         12         B7         52         O         —         modes)           PMA4         5         11         A8         68         O         —         PMA6         4         2         B1         2         O         —         PMA6         16         6         B3         6         O         —         PMA7         22         33         A23         48         O         —         PMA8         42         65         A44         91         O         —         PMA9         41         64         B36         90         O         —         PMA10         21         32         B18         47         O         —         PMA11         27         41         A27         29         O         —         PMA11         27         41         A22         87         O         —         PMA13         23         34         B19         28         O         —         PMA14         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe         PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe         Parallel Master Port Chip Select 2	PMA1	29	43	A28	51	I/O	TTL/ST				
PMA4	PMA2	10	16	В9	21	0	_	Parallel Master Port Address (Demultiplexed Master			
PMA5         4         2         B1         2         0         —           PMA6         16         6         B3         6         0         —           PMA7         22         33         A23         48         0         —           PMA8         42         65         A44         91         0         —           PMA9         41         64         B36         90         0         —           PMA10         21         32         B18         47         0         —           PMA11         27         41         A27         29         0         —           PMA13         23         34         B19         28         0         —           PMA14         45         61         A42         87         0         —           PMCS1         45         61         A42         87         0         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         0         —         Parallel Master Port Chip Select 1 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST	PMA3	6	12	В7	52	0	_	modes)			
PMA6         16         6         B3         6         O         —           PMA7         22         33         A23         48         O         —           PMA8         42         65         A44         91         O         —           PMA9         41         64         B36         90         O         —           PMA10         21         32         B18         47         O         —           PMA11         27         41         A27         29         O         —           PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe           PMD5         45         61         A42         87         O         —         Parallel Master Port Chip Select 2 Strobe           PMD6         5         91         B52         135         I/O         TTL/ST <td>PMA4</td> <td>5</td> <td>11</td> <td>A8</td> <td>68</td> <td>0</td> <td>_</td> <td></td>	PMA4	5	11	A8	68	0	_				
PMA7         22         33         A23         48         O         —           PMA8         42         65         A44         91         O         —           PMA9         41         64         B36         90         O         —           PMA10         21         32         B18         47         O         —           PMA11         27         41         A27         29         O         —           PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe           PMDS         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD1         61         94         A64	PMA5	4	2	B1	2	0	_				
PMA8         42         65         A44         91         O         —           PMA9         41         64         B36         90         O         —           PMA10         21         32         B18         47         O         —           PMA11         27         41         A27         29         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 2 Strobe           PMDS         43         68         B38         97         O         —         Parallel Master Port Data (Demultiplexed Master Port Data (Demulti	PMA6	16	6	В3	6	0	_				
PMA9         41         64         B36         90         O         —           PMA10         21         32         B18         47         O         —           PMA11         27         41         A27         29         O         —           PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD1         61         94         A64         138         I/O         TTL/ST           PMD2         62         98         A6	PMA7	22	33	A23	48	0	_				
PMA10         21         32         B18         47         O         —           PMA11         27         41         A27         29         O         —           PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 1 Strobe           PMDS         45         61         A42         87         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST           PMD1         61         94         A64         138         I/O         TTL/ST           PMD2         62         98         A66         142         I/O         TTL/ST           PMD3         63         99         B56         143         I/O	PMA8	42	65	A44	91	0	_				
PMA11         27         41         A27         29         O         —           PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA15         43         68         B38         97         O         —           PMCS1         45         61         A42         87         O         —           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 1 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD0         68         98         A66         142         I/O         TTL/ST         Parallel Master Port Chip Select 1 Strobe           PMD1         61         94         A64         138         I/O         TTL/ST         Pmode or Address/Data (Multiplexed Master mode)           PMD2         62         98         A66         142	PMA9	41	64	B36	90	0	_	1			
PMA11         27         41         A27         29         O         —           PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 1 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD0         68         98         A66         142         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD13         63         99         B56         143         I/O         TTL/ST         PMD15 <td>PMA10</td> <td>21</td> <td>32</td> <td>B18</td> <td>47</td> <td>0</td> <td>_</td> <td></td>	PMA10	21	32	B18	47	0	_				
PMA12         24         7         A6         11         O         —           PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         45         61         A42         87         O         —           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD1         61         94         A64         138         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD2         62         98         A66         142         I/O         TTL/ST           PMD3         63         99         B56         143         I/O         TTL/ST           PMD4         64         100         A67         144         I/O         TTL/ST	PMA11	27	41	A27	29		_				
PMA13         23         34         B19         28         O         —           PMA14         45         61         A42         87         O         —           PMCS1         43         68         B38         97         O         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD1         61         94         A64         138         I/O         TTL/ST         mode) or Address/Data (Multiplexed Master mode)           PMD2         62         98         A66         142         I/O         TTL/ST         mode) or Address/Data (Multiplexed Master mode)           PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           <		24	7	A6	11		_				
PMA14         45         61         A42         87         O         —           PMA15         43         68         B38         97         O         —           PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST           PMD1         61         94         A64         138         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master mode) or Addre								-			
PMA15         43         68         B38         97         O         —           PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD1         61         94         A64         138         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD2         62         98         A66         142         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD3         63         99         B56         143         I/O         TTL/ST         Parallel Master Port Address/Data (Multiplexed Master mode)           PMD4         64         100         A67         144         I/O         TTL/ST         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST         TTL/ST           PMD9         —         87         A60 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td></t<>								-			
PMCS1         45         61         A42         87         O         —         Parallel Master Port Chip Select 1 Strobe           PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD1         61         94         A64         138         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD2         62         98         A66         142         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD2         62         98         A66         142         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD3         63         99         B56         143         I/O         TTL/ST         Parallel Master Port Address Latch Enable Low By (Multiplexed Master mode)           PMD6         1         3         A3         3         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD9         —								-			
PMCS2         43         68         B38         97         O         —         Parallel Master Port Chip Select 2 Strobe           PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD1         61         94         A64         138         I/O         TTL/ST         mode) or Address/Data (Multiplexed Master mode)           PMD2         62         98         A66         142         I/O         TTL/ST         mode) or Address/Data (Multiplexed Master mode)           PMD3         63         99         B56         143         I/O         TTL/ST         TTL/ST           PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD10         —         86         B49 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Parallel Master Port Chip Select 1 Strobe</td></t<>								Parallel Master Port Chip Select 1 Strobe			
PMD0         58         91         B52         135         I/O         TTL/ST         Parallel Master Port Data (Demultiplexed Master mode)           PMD1         61         94         A64         138         I/O         TTL/ST           PMD2         62         98         A66         142         I/O         TTL/ST           PMD3         63         99         B56         143         I/O         TTL/ST           PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O								•			
PMD1         61         94         A64         138         I/O         TTL/ST         mode) or Address/Data (Multiplexed Master modes           PMD2         62         98         A66         142         I/O         TTL/ST           PMD3         63         99         B56         143         I/O         TTL/ST           PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         T							TTL/ST	-			
PMD2         62         98         A66         142         I/O         TTL/ST           PMD3         63         99         B56         143         I/O         TTL/ST           PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMALH								mode) or Address/Data (Multiplexed Master modes)			
PMD3         63         99         B56         143         I/O         TTL/ST           PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL								1			
PMD4         64         100         A67         144         I/O         TTL/ST           PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL											
PMD5         1         3         A3         3         I/O         TTL/ST           PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable High By											
PMD6         2         4         B2         4         I/O         TTL/ST           PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         <											
PMD7         3         5         A4         5         I/O         TTL/ST           PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD8         —         88         B50         128         I/O         TTL/ST           PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD9         —         87         A60         127         I/O         TTL/ST           PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD10         —         86         B49         125         I/O         TTL/ST           PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD11         —         85         A59         124         I/O         TTL/ST           PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)	-							-			
PMD12         —         79         B43         112         I/O         TTL/ST           PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)	-							-			
PMD13         —         80         A54         113         I/O         TTL/ST           PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD14         —         77         B42         110         I/O         TTL/ST           PMD15         —         78         A53         111         I/O         TTL/ST           PMALL         30         44         B24         30         O         —         Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)           PMALH         29         43         A28         51         O         —         Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD15     —     78     A53     111     I/O     TTL/ST       PMALL     30     44     B24     30     O     —     Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)       PMALH     29     43     A28     51     O     —     Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMALL     30     44     B24     30     O     — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes)       PMALH     29     43     A28     51     O     — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMALH 29 43 A28 51 O — Parallel Master modes)  (Multiplexed Master modes)  (Multiplexed Master modes)							111/31	Parallal Mactor Port Address Latah Enghla Law Ports			
(Multiplexed Master modes)							_	(Multiplexed Master modes)			
PMRD 53 9 A7 13 O — Parallel Master Port Read Strobe	PMALH	29	43	A28	51	0	_	<ul> <li>Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)</li> </ul>			
	PMRD	53	9	A7	13	0		Parallel Master Port Read Strobe			
PMWR 52 8 B5 12 O — Parallel Master Port Write Strobe	PMWR	52	8	B5	12	0	_	Parallel Master Port Write Strobe			

CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

	c	,
	Q	Ō
	č	"
	۲	3
	-	<u>.</u>
i	Ň	š
	c	2
	è	5
,	٥	Š
	a	5
	ç	o
ľ	u	v

TABLE 4-14: SYSTEM BUS TARGET 6 REGISTER MAP

ess											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9820	SBT6ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_		_	_	_	_	0000
3020	OBTOLLOGT	15:0				INIT	TD<7:0>			REGION<3:0>				_	С	MD<2:0>		0000	
9824	SBT6ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3024	OBTOLLOGE	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
9828	SBT6ECON	31:16	_	_	_	_		_	_	ERRP	_	_	_	_	_	_	_	_	0000
3020	SBIOLOGIA	15:0	_	_	_	_		_	_		_	_	_	_	_	_	_	_	0000
9830	SBT6ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	OBTOLOLINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
9838	SBT6ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OBTOLOLINI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
9840	SBT6REG0	31:16							1	BA	SE<21:6>								xxxx
00.0		15:0		•	BA	\SE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
9850	SBT6RD0	31:16	_	_	_	_	_	_		_					_	_	_	_	xxxx
		15:0	_	_	_	_	_	_		_					GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9858	SBT6WR0	31:16	_	_	_	_	_	_		_					_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9860	SBT6REG1	31:16								BA	SE<21:6>					I		1	xxxx
		15:0			BA	\SE<5:0>		I	PRI	_			SIZE<4:0	>	I	_	_	_	xxxx
9870	SBT6RD1	31:16	_	_	_										_	_	_	_	xxxx
	- ***-	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9878	SBT6WR1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	<u> </u>	_	<u> </u>		_	_			GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

u
Ś
တ
0
0
0
_
ω
2
$\overline{}$
ŏ
ŏ
à
)D-pa
)D-pag
)D-page
ĕ
ĕ
ĕ
ĕ

TABLE 4-16: SYSTEM BUS TARGET 8 REGISTER MAP

ess											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A020	SBT8ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
A020	15:0		INITID<7:0>								REGIO	N<3:0>		_	С	MD<2:0>		0000	
A024	SBT8ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7024	OBTOLLOGE	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
A028	SBT8ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
71020	OBTOLOGIV	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A030	SBT8ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
71000	OBTOLOLINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
A038	SBT8ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
71000		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
A040	SBT8REG0	31:16							1	BA	SE<21:6>						ı	1	xxxx
		15:0			BA	\SE<5:0>		ı	PRI			ı	SIZE<4:0	>		_	_	_	xxxx
A050	SBT8RD0	31:16	_		_	_			_			_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A058	SBT8WR0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
A060	SBT8REG1	31:16							ı		SE<21:6>						1		xxxx
		15:0			B <i>A</i>	\SE<5:0>			PRI	_			SIZE<4:0	>		_		_	xxxx
A070	SBT8RD1	31:16	_	_	_	_		_	_		_	_	_	_	_	_		_	xxxx
		15:0	_	_	_										GROUP3	GROUP2	GROUP1		
A078	SBT8WR1	31:16	_												-	-	-	_	xxxx
Lawar		15:0		_	_		_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

#### 5.0 FLASH PROGRAM MEMORY

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 52**. "Flash Program Memory with Support for Live Update" (DS60001193) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MZ EF devices contain an internal Flash program memory for executing user code, which includes the following features:

- Two Flash banks for live update support
- · Dual boot support
- · Write protection for program and boot Flash
- ECC support

There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 52.** "Flash Program Memory with Support for Live Update" (DS60001193) in the "PIC32 Family Reference Manual".

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "PIC32 Flash Programming Specification" (DS60001145), which is available for download from the Microchip web site (www.microchip.com).

**Note:** In PIC32MZ EF devices, the Flash page size is 16 KB (4K IW) and the row size is 2 KB (512 IW).

REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	_	_	1		_		_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	1		_		_
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON	_	-	SUSPEND	DMABUSY	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: DMA On bit

1 = DMA module is enabled0 = DMA module is disabled

bit 14-13 **Unimplemented:** Read as '0' bit 12 **SUSPEND:** DMA Suspend bit

1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus

0 = DMA operates normally

bit 11 DMABUSY: DMA Module Busy bit

1 = DMA module is active and is transferring data

0 = DMA module is disabled and not actively transferring data

bit 10-0 Unimplemented: Read as '0'

### REGISTER 10-4: DCRCCON: DMA CRC CONTROL REGISTER (CONTINUED)

- bit 6 CRCAPP: CRC Append Mode bit<sup>(1)</sup>
  - 1 = The DMA transfers data from the source into the CRC but NOT to the destination. When a block transfer completes the DMA writes the calculated CRC value to the location given by CHxDSA
  - 0 = The DMA transfers data from the source through the CRC obeying WBO as it writes the data to the destination
- bit 5 CRCTYP: CRC Type Selection bit
  - 1 = The CRC module will calculate an IP header checksum
  - 0 = The CRC module will calculate a LFSR CRC
- bit 4-3 **Unimplemented:** Read as '0'
- bit 2-0 CRCCH<2:0>: CRC Channel Select bits
  - 111 = CRC is assigned to Channel 7
  - 110 = CRC is assigned to Channel 6
  - 101 = CRC is assigned to Channel 5
  - 100 = CRC is assigned to Channel 4
  - 011 = CRC is assigned to Channel 3
  - 010 = CRC is assigned to Channel 2
  - 001 = CRC is assigned to Channel 1
  - 000 = CRC is assigned to Channel 0

Note 1: When WBO = 1, unaligned transfers are not supported and the CRCAPP bit cannot be set.

## REGISTER 10-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER (CONTINUED)

- bit 5 **CHDDIF:** Channel Destination Done Interrupt Flag bit
  - 1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ)
  - 0 = No interrupt is pending
- bit 4 CHDHIF: Channel Destination Half Full Interrupt Flag bit
  - 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2)
  - 0 = No interrupt is pending
- bit 3 CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
  - 1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
  - 0 = No interrupt is pending
- bit 2 CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
  - 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred)
  - 0 = No interrupt is pending
- bit 1 CHTAIF: Channel Transfer Abort Interrupt Flag bit
  - 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted
  - 0 = No interrupt is pending
- bit 0 CHERIF: Channel Address Error Interrupt Flag bit
  - 1 = A channel address error has been detected Either the source or the destination address is invalid.
  - 0 = No interrupt is pending

#### 12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

#### 12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 12-2, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-2.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX




TABLE 12-21: PORTK REGISTER MAP FOR 144-PIN DEVICES ONLY

ess		an a								Bits									
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0910	TRISK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0310	TICION	15:0	_	_	_	_	_	_	_	_	TRISK7	TRISK6	TRISK5	TRISK4	TRISK3	TRISK2	TRISK1	TRISK0	00FF
0920	PORTK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020		15:0	_	_		_	_	_	_	_	RK7	RK6	RK5	RK4	RK3	RK2	RK1	RK0	xxxx
0930	LATK	31:16		_			_				_	_	_	_	_	_	_	_	0000
		15:0	_	_	_		_	_			LATK7	LATK6	LATK5	LATK4	LATK3	LATK2	LATK1	LATK0	XXXX
0940	ODCK	31:16	_	_	_		_	_			_	_	_	_	_	_	_		0000
		15:0	_	_	_		_	_			ODCK7	ODCK6	ODCK5	ODCK4	ODCK3	ODCK2	ODCK1	ODCK0	0000
0950	CNPUK	31:16	_	_	_		_	_			_	_	_	_	_	_	_		0000
		15:0	_	_	_		_	_			CNPUK7	CNPUK6	CNPUK5	CNPUK4	CNPUK3	CNPUK2	CNPUK1	CNPUK0	0000
0960	CNPDK	31:16	_	_	_		_	_			_	_	_	_	_	_	_		0000
		15:0	_	_	_		_	_			CNPDK7	CNPDK6	CNPDK5	CNPDK4	CNPDK3	CNPDK2	CNPDK1	CNPDK0	0000
		31:16	_	_	_		_	_								_			0000
0970	CNCONK	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0980	CNENK	31:16	-	_	I	-	_	-	-	1	-		I	-	_	_	-	-	0000
0980	CINLINIX	15:0	_	_	_	_	_	_	_	_	CNENK7	CNENK6	CNENK5	CNENK4	CNENK3	CNENK2	CNENK1	CNENK0	0000
		31:16	_	_	1	_	_	_	_	-	_	_	1	_	_	_	_	_	0000
0990	CNSTATK	15:0	1	-	1	-	_	1	-	-	CN STATK7	CN STATK6	CN STATK5	CN STATK4	CN STATK3	CN STATK2	CN STATK1	CN STATK0	0000
09A0	CNNEK	31:16	1	_	1	_	_		_	_	_	_	_	_	_	_	_	_	0000
USAU	CININEK	15:0	_	_	_	_	_	_	_	_	CNNEK7	CNNEK6	CNNEK5	CNNEK4	CNNEK3	CNNEK2	CNNEK1	CNNEK0	0000
09B0	CNFK	31:16		_	1	_	_	_	-		-		1	_	_	_	_	-	0000
0960	CINEK	15:0	_	_		_	_	_	_	_	CNFK7	CNFK6	CNFK5	CNFK4	CNFK3	CNFK2	CNFK1	CNFK0	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

### 17.0 INPUT CAPTURE

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 15.** "Input Capture" (DS60001122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin.

Capture events are caused by the following:

 Capture timer value on every edge (rising and falling), specified edge first


- · Prescaler capture event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of six 16-bit timers for the time base, or two of six 16-bit timers together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values; Interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

#### FIGURE 17-1: INPUT CAPTURE BLOCK DIAGRAM



# 21.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C)

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 24.** "InterIntegrated Circuit (I<sup>2</sup>C)" (DS60001116) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The I<sup>2</sup>C module provides complete hardware support for both Slave and Multi-Master modes of the I<sup>2</sup>C serial communication standard.

Each I<sup>2</sup>C module has a 2-pin interface:

- SCLx pin is clock
- · SDAx pin is data

Each I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both master and slave operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking
- · SMBus support

Figure 21-1 illustrates the I<sup>2</sup>C module block diagram.

REGISTER 24-2: EBIMSKx: EXTERNAL BUS INTERFACE ADDRESS MASK REGISTER ('x' = 0-3)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	-	-	-	_	_		_				
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	_	_	_	_	_	_	_				
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
15:8	_	_	_	_	_	F	REGSEL<2:0:	>			
7.0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	M	EMTYPE<2:0	)>	MEMSIZE<4:0>(1)							

```
      Legend:

      R = Readable bit
      W = Writable bit
      U = Unimplemented bit, read as '0'

      -n = Value at POR
      '1' = Bit is set
      '0' = Bit is cleared
      x = Bit is unknown
```

```
bit 31-11 Unimplemented: Read as '0'
bit 10-8 REGSEL<2:0>: Timing Register Set for Chip Select 'x' bits
         111 = Reserved
         011 = Reserved
         010 = Use EBISMT2
         001 = Use EBISMT1
         000 = Use EBISMT0
bit 7-5
         MEMTYPE<2:0>: Select Memory Type for Chip Select 'x' bits
         111 = Reserved
         011 = Reserved
         010 = NOR-Flash
         001 = SRAM
         000 = Reserved
         MEMSIZE<4:0>: Select Memory Size for Chip Select 'x' bits(1)
bit 4-0
         11111 = Reserved
         01010 = Reserved
         01001 = 16 MB
         01000 = 8 MB
         00111 = 4 MB
         00110 = 2 MB
         00101 = 1 MB
         00100 = 512 \text{ KB}
         00011 = 256 KB
         00010 = 128 \text{ KB}
         00001 = 64 KB (smaller memories alias within this range)
         00000 = Chip Select is not used
```

**Note 1:** The specified value for these bits depends on the number of available address lines. Refer to the specific device pin table (Table 2 through Table 5) for the available address lines.

#### REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	_			-			_					
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	_	_	_	_	_	_	_	_				
15.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	ALRMEN <sup>(1,2)</sup>	CHIME <sup>(2)</sup>	PIV <sup>(2)</sup>	ALRMSYNC		AMASK	<3:0> <sup>(2)</sup>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	ARPT<7:0> <sup>(2)</sup>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ALRMEN: Alarm Enable bit (1,2)

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 **CHIME**: Chime Enable bit<sup>(2)</sup>

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled - ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(2)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

- bit 12 ALRMSYNC: Alarm Sync bit
  - 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

    The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
  - 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover
- bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits<sup>(2)</sup>

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved

1011 = Reserved

11xx = Reserved

**Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

**Note:** This register is reset only on a Power-on Reset (POR).

REGISTER 28-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-0							
31:24	DIFF31 <sup>(1)</sup>	SIGN31 <sup>(1)</sup>	DIFF30 <sup>(1)</sup>	SIGN30 <sup>(1)</sup>	DIFF29 <sup>(1)</sup>	SIGN29 <sup>(1)</sup>	DIFF28 <sup>(1)</sup>	SIGN28 <sup>(1)</sup>
	R/W-0							
23:16	DIFF27 <sup>(1)</sup>	SIGN27 <sup>(1)</sup>	DIFF26 <sup>(1)</sup>	SIGN26 <sup>(1)</sup>	DIFF25 <sup>(1)</sup>	SIGN25 <sup>(1)</sup>	DIFF24 <sup>(1)</sup>	SIGN24 <sup>(1)</sup>
45.0	R/W-0							
15:8	DIFF23 <sup>(1)</sup>	SIGN23 <sup>(1)</sup>	DIFF22 <sup>(1)</sup>	SIGN22 <sup>(1)</sup>	DIFF21 <sup>(1)</sup>	SIGN21 <sup>(1)</sup>	DIFF20 <sup>(1)</sup>	SIGN20 <sup>(1)</sup>
	R/W-0							
7:0	DIFF19 <sup>(1)</sup>	SIGN19 <sup>(1)</sup>	DIFF18	SIGN18	DIFF17	SIGN17	DIFF16	SIGN16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 DIFF31: AN31 Mode bit<sup>(1)</sup>

1 = AN31 is using Differential mode

0 = AN31 is using Single-ended mode

bit 30 SIGN31: AN31 Signed Data Mode bit<sup>(1)</sup>

1 = AN31 is using Signed Data mode

0 = AN31 is using Unsigned Data mode

bit 29 **DIFF30:** AN30 Mode bit<sup>(1)</sup>

1 = AN30 is using Differential mode

0 = AN30 is using Single-ended mode

bit 28 SIGN30: AN30 Signed Data Mode bit<sup>(1)</sup>

1 = AN30 is using Signed Data mode

0 = AN30 is using Unsigned Data mode

bit 27 **DIFF29:** AN29 Mode bit<sup>(1)</sup>

1 = AN29 is using Differential mode

0 = AN29 is using Single-ended mode

bit 26 SIGN29: AN29 Signed Data Mode bit<sup>(1)</sup>

1 = AN29 is using Signed Data mode

0 = AN29 is using Unsigned Data mode

bit 25 DIFF28: AN28 Mode bit<sup>(1)</sup>

1 = AN28 is using Differential mode

0 = AN28 is using Single-ended mode

bit 24 SIGN28: AN28 Signed Data Mode bit<sup>(1)</sup>

1 = AN28 is using Signed Data mode

0 = AN28 is using Unsigned Data mode

bit 23 **DIFF27:** AN27 Mode bit<sup>(1)</sup>

1 = AN27 is using Differential mode

0 = AN27 is using Single-ended mode

bit 22 SIGN27: AN27 Signed Data Mode bit<sup>(1)</sup>

1 = AN27 is using Signed Data mode

0 = AN27 is using Unsigned Data mode

**Note 1:** This bit is not available on 64-pin devices.

# REGISTER 30-16: ETHRXOVFLOW: ETHERNET CONTROLLER RECEIVE OVERFLOW STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	_	_	_	_	_	_	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_	_	_	_	_	_	_	
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	RXOVFLWCNT<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	RXOVFLWCNT<7:0>								

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RXOVFLWCNT<15:0>: Dropped Receive Frames Count bits

Increment counter for frames accepted by the RX filter and subsequently dropped due to internal receive error (RXFIFO overrun). This event also sets the RXOVFLW bit (ETHIRQ<0>) interrupt flag.

- **Note 1:** This register is only used for RX operations.
  - 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
  - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

REGISTER 34-4.	DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1	
INCOID I CIN 37-7.	DEVOI GIADEVOI GI. DEVICE GOIN IGGINATION MOND I	

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
31.24	FDMTEN			MTCNT<4:0		FWDTWINSZ<1:0>		
00:40	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
23:16	FWDTEN	WINDIS	WDTSPGM	WDTPS<4:0>				
45.0	R/P	R/P	r-1	r-1	r-1	R/P	R/P	R/P
15:8	FCKSM	FCKSM<1:0> —			_	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P
7:0	IESO	FSOSCEN DMTINTV<2:0>			F	NOSC<2:0>	,	

Legend:r = Reserved bitP = Programmable bitR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'<math>-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 FDMTEN: Deadman Timer enable bit

1 = Deadman Timer is enabled and *cannot* be disabled by software

0 = Deadman Timer is disabled and *can* be enabled by software

bit 30-26 DMTCNT<4:0>: Deadman Timer Count Select bits

11111 = Reserved

•

11000 = Reserved

 $10111 = 2^{31} (2147483648)$ 

 $10110 = 2^{30} (1073741824)$ 

 $10101 = 2^{29} (536870912)$ 

 $10100 = 2^{28} (268435456)$ 

•

•

 $00001 = 2^9 (512)$ 

 $00000 = 2^8 (256)$ 

bit 25-24 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits

11 = Window size is 25%

10 = Window size is 37.5%

01 = Window size is 50%

00 = Window size is 75%

bit 23 FWDTEN: Watchdog Timer Enable bit

1 = Watchdog Timer is enabled and cannot be disabled by software

0 = Watchdog Timer is not enabled; it can be enabled in software

bit 22 WINDIS: Watchdog Timer Window Enable bit

1 = Watchdog Timer is in non-Window mode

0 = Watchdog Timer is in Window mode

bit 21 WDTSPGM: Watchdog Timer Stop During Flash Programming bit

1 = Watchdog Timer stops during Flash programming

0 = Watchdog Timer runs during Flash programming (for read/execute while programming Flash applications)

REGISTER 34-9: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0
31:24	EBI RDYINV3	EBI RDYINV2	EBI RDYIN1	-	EBI RDYEN3	EBI RDYEN2	EBI RDYEN1	1
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	-	_	-	_	_		EBIRDYLVL	EBIRPEN
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	EBIWEEN	EBIOEEN	_	_	EBIBSEN1	EBIBSEN0
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
7:0	EBICSEN3	EBICSEN2	EBICSEN1	EBICSEN0		1	EBIDEN1	EBIDEN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 EBIRDYINV3: EBIRDY3 Inversion Control bit

1 = Invert EBIRDY3 pin before use

0 = Do not invert EBIRDY3 pin before use

bit 30 EBIRDYINV2: EBIRDY2 Inversion Control bit

1 = Invert EBIRDY2 pin before use

0 = Do not invert EBIRDY2 pin before use

bit 29 EBIRDYINV1: EBIRDY1 Inversion Control bit

1 = Invert EBIRDY1 pin before use

0 = Do not invert EBIRDY1 pin before use

bit 28 Unimplemented: Read as '0'

bit 27 EBIRDYEN3: EBIRDY3 Pin Enable bit

1 = EBIRDY3 pin is enabled for use by the EBI module

0 = EBIRDY3 pin is available for general use

bit 26 EBIRDYEN2: EBIRDY2 Pin Enable bit

1 = EBIRDY2 pin is enabled for use by the EBI module

0 = EBIRDY2 pin is available for general use

bit 25 EBIRDYEN1: EBIRDY1 Pin Enable bit

1 = EBIRDY1 pin is enabled for use by the EBI module

0 = EBIRDY1 pin is available for general use

bit 24-18 Unimplemented: Read as '0'

bit 17 EBIRDYLVL: EBIRDYx Pin Sensitivity Control bit

1 = Use level detect for EBIRDYx pins

0 = Use edge detect for EBIRDYx pins

bit 16 EBIRPEN: EBIRP Pin Sensitivity Control bit

 $1 = \overline{\mathsf{EBIRP}}$  pin is enabled for use by the EBI module

0 = EBIRP pin is available for general use

bit 15-14 Unimplemented: Read as '0'


bit 13 **EBIWEEN:** EBIWE Pin Enable bit

 $1 = \overline{\mathsf{EBIWE}}$  pin is enabled for use by the EBI module

0 = EBIWE pin is available for general use

**Note:** When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

### FIGURE 37-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS



#### TABLE 37-28: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions	
OC10	TccF	OCx Output Fall Time	_	_		ns	See parameter DO32	
OC11	TCCR	OCx Output Rise Time	_	_	_	ns	See parameter DO31	

Note 1: These parameters are characterized, but not tested in manufacturing.

**2:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

#### FIGURE 37-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 37-29: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristics <sup>(1)</sup>	Min	Typical <sup>(2)</sup>	Max	Units	Conditions	
OC15	TFD	Fault Input to PWM I/O Change	_	_	50	ns	_	
OC20	TFLT	Fault Input Pulse Width	50	_	_	ns	_	

**Note 1:** These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

M	CAN2 Register Summary 48	8
Memory Maps	Comparator56	
Devices with 1024 KB Program Memory and 256 KB	Comparator Voltage Reference57	'2
RAM63	Deadman Timer29	)4
Devices with 1024 KB Program Memory and 512 KB	DEVCFG (Device Configuration Word Summary) 58	32
RAM64	Device ADC Calibration Summary 58	35
Devices with 2048 KB Program Memory65	Device ID, Revision, and Configuration Summary 58	34
Devices with 512 KB Program Memory62	Device Serial Number Summary 58	34
	DMA Channel 0-7 17	
Memory Organization	DMA CRC17	<b>'</b> 4
Layout	DMA Global 17	<b>'</b> 4
Microchip Internet Web Site	EBI38	34
MPLAB Assembler, Linker, Librarian	Ethernet Controller Register Summary	
MPLAB ICD 3 In-Circuit Debugger System609	Flash Controller	
MPLAB PM3 Device Programmer	I2C1 Through I2C5	
MPLAB REAL ICE In-Circuit Emulator System609	Input Capture 1-930	
MPLAB X Integrated Development Environment Software	Interrupt	
607	Oscillator Configuration	
MPLINK Object Linker/MPLIB Object Librarian608	Output Compare1-9	
0	Parallel Master Port	
Oscillator Configuration153	Peripheral Pin Select Input	
Output Compare309	Peripheral Pin Select Output	
D	PORTA	_
P	PORTB	
Packaging677	PORTC	
Details679	PORTD 260, 261, 26	
Marking677	PORTE 263, 26	
Parallel Master Port (PMP)369	PORTF 265, 26	
PICkit 3 In-Circuit Debugger/Programmer609	PORTG26	
Pinout I/O Descriptions	PORTH 269, 27	
ADC16	PORTJ271, 27	′2
Alternate Ethernet MII33	PORTK27	'3
Alternate Ethernet RMII33	Prefetch 17	'0
CAN31	Resets 11	0
Comparators and CVREF27	RTCC39	}2
EBI	SPI1 through SPI631	6
Ethernet MII	System Bus 7	'6
Ethernet RMII	System Bus Target 07	
External Interrupts	System Bus Target 1 7	
I2C	System Bus Target 108	
Input Capture18	System Bus Target 11 8	
JTAG, Trace, and Programming/Debugging35	System Bus Target 12 8	
Oscillator18	System Bus Target 13	
Output Compare	System Bus Target 2	
PMP 28	System Bus Target 3	
1 1111	System Bus Target 4	
Ports	System Bus Target 5	
Power, Ground, and Voltage Reference34		
SPI	System Bus Target 6	
SQI34		
Timers24	System Bus Target 8	
UART25	System Bus Target 9	
USB31	Timer1	
Power-on Reset (POR)	Timer1-Timer9	
and On-Chip Voltage Regulator603	UART1-636	
Power-Saving Features575	USB199, 20	
with CPU Running575	Watchdog Timer 30	)2
Prefetch Module169	Registers	
n	[pin name]R (Peripheral Pin Select Input) 28	31
R	ADCANCON (ADC Analog Warm-up Control Register)	
Random Number Generator (RNG)421	480	
Real-Time Clock and Calendar (RTCC)391	ADCBASE (ADC Base)47	'3
Register Map	ADCCMP1CON (ADC Digital Comparator 1 Contro	
ADEVCFG (Alternate Device Configuration Word Sum-	Register)	
mary)583	ADCCMPENx (ADC Digital Comparator 'x' Enable Reg	
CAN1 Register Summary 486	ister ('x' = 1 through 6))	