

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efk100-e-pf

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 DEVICE OVERVIEW

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *"PIC32 Family Reference Manual"*, which is available from the Microchip web site (www.microchip.com/PIC32). This data sheet contains device-specific information for PIC32MZ EF devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MZ EF family of devices.

Table 1-21 through Table 1-22 list the pinout I/O descriptions for the pins shown in the device pin tables (see Table 2 through Table 5).



## 3.1 Architecture Overview

The MIPS32 M-Class Microprocessor core in PIC32MZ EF family devices contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- Execution unit
- General Purpose Register (GPR)
- Multiply/Divide Unit (MDU)
- System control coprocessor (CP0)
- Floating Point Unit (FPU)
- Memory Management Unit (MMU)
- Instruction/Data cache controllers
- Power Management
- Instructions and data caches
- microMIPS support
- Enhanced JTAG (EJTAG) controller

#### 3.1.1 EXECUTION UNIT

The processor core execution unit implements a load/ store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. Seven additional register file shadow sets (containing thirty-two registers) are added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Trap condition comparator
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results

- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing arithmetic and bitwise logical operations
- Shifter and store aligner
- DSP ALU and logic block for performing DSP instructions, such as arithmetic/shift/compare operations

#### 3.1.2 MULTIPLY/DIVIDE UNIT (MDU)

The processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations, and DSP ASE multiply instructions. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x32 booth recoded multiplier, four pairs of result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x32) represents the *rs* operand. The second number ('32' of 32x32) represents the *rt* operand.

The MDU supports execution of one multiply or multiply-accumulate operation every clock cycle.

Divide operations are implemented with a simple 1-bitper-clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16-bit wide *rs*, 15 iterations are skipped and for a 24-bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation has completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the processor core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Opcode	Operand Size (mul <i>rt</i> ) (div <i>rs</i> )	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	5	1
MSUB/MSUBU (HI/LO destination)	32 bits	5	1
MUL (GPR destination)	16 bits	5	1
	32 bits	5	1
DIV/DIVU	8 bits	12/14	12/14
	16 bits	20/22	20/22
	24 bits	28/30	28/30
	32 bits	36/38	36/38

# TABLE 3-1:MIPS32<sup>®</sup> M-CLASS MICROPROCESSOR CORE HIGH-PERFORMANCE INTEGER<br/>MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES



	Virtual Memory Map	Physical Memory Map
0xFFFFFFF	Reserved	Reserved 0xFFFFFFF
0xF4000000 0xF3FFFFF	External Memory via	
0xF0000000	SQI	(*) (*) (*) (*) (*) (*) (*) (*)
0xE4000000	Reserved	External Memory via
0xE4000000 0xE3FFFFF	External Memory via	SQI 0x30000000
0xE0000000	EBI	Reserved
0xD4000000	Reserved	0x24000000 0x23FFFFF
0xD3FFFFF	External Memory via	
0xD0000000	SQI	Image: State of the state o
0xC4000000	Reserved	Reserved 0x1FC74000
0xC3FFFFF	External Memory via	Boot Flash
0xC0000000	EBI	(see Figure 4-5)
0xBFFFFFF 0xBFC74000	Reserved	0x1FC00000
0xBFC73FFF	Boot Flash	Reserved 0x1F900000
0.000000	(see Figure 4-5)	SFRs 0x1F8FFFFF
0xBFC00000		(see Table 4-1) 0x1F800000
0xBF900000	Reserved	
0xBF8FFFFF	SFRs	Reserved 0x1D200000
0xBF800000	(see Table 4-1)	
	Reserved	Image: Second
0xBD200000 0xBD1FFFFF		
	Program Flash	Reserved 0x00080000
0xBD000000		RAM <sup>(3)</sup> 0x0007FFFF
0xA0080000	Reserved	0x00000000
0xA007FFFF		
	RAM <sup>(3)</sup>	
0xA000000		$\prec$ /
0x9FC74000	Reserved	
0x9FC73FFF	Boot Flash	
0x9FC00000	(see Figure 4-5)	
	_	
0x9D200000	Reserved	
0x9D1FFFF		KSEG0 (cacheable)
0.0000000	Program Flash	Ü
0x9D000000		
0x80080000	Reserved	
0x8007FFFF	RAM <sup>(3)</sup>	
0x80000000		
	Reserved	
0x0000000		J
Note 1:	Memory areas are not s	shown to scale.
2:		TLB are initialized by compiler start-up code.
		d into two equal banks: RAM Bank 1 and RAM Bank 2 on a half boundary. bled and the TLB must be set up to access this segment.

#### **TABLE 7-3**: **INTERRUPT REGISTER MAP (CONTINUED)**

ress f)	<b>b</b> -a	e								Bi	ts								s	
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
	u= c. c.(6)	31:16	CNKIE	CNJIE	CNHIE	CNGIE	CNFIE	CNEIE	CNDIE	CNCIE	CNBIE	CNAIE	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	0000	
00F0	IEC3 <sup>(6)</sup>	15:0	SPI1TXIE	SPI1RXIE	SPI1EIE	-	CRPTIE <sup>(7)</sup>	SBIE	CFDCIE	CPCIE	ADCD44IE	ADCD43IE	ADCD42IE	ADCD41IE	ADCD40IE	ADCD39IE	ADCD38IE	ADCD37IE	0000	
04.00	1504	31:16	<b>U3TXIE</b>	<b>U3RXIE</b>	<b>U3EIE</b>	SPI3TXIE	SPI3RXIE	SPI3EIE	ETHIE	CAN2IE <sup>(3)</sup>	CAN1IE <sup>(3)</sup>	12C2MIE <sup>(2)</sup>	12C2SIE(2)	I2C2BIE <sup>(2)</sup>	U2TXIE	U2RXIE	U2EIE	SPI2TXIE	0000	
0100	IEC4	15:0	SPI2RXIE	SPI2EIE	DMA7IE	DMA6IE	DMA5IE	DMA4IE	<b>DMA3IE</b>	DMA2IE	DMA1IE	DMA0IE	USBDMAIE	USBIE	CMP2IE	CMP1IE	PMPEIE	PMPIE	0000	
0110		31:16	_	U6TXIE	U6RXIE	U6EIE	SPI6TXIE <sup>(2)</sup>	SPI6RXIE <sup>(2)</sup>	SPI6IE <sup>(2)</sup>	I2C5MIE	I2C5SIE	I2C5BIE	U5TXIE	U5RXIE	U5EIE	SPI5TXIE <sup>(2)</sup>	SPI5RXIE <sup>(2)</sup>	SPI5EIE <sup>(2)</sup>	0000	
0110	IECS	15:0	I2C4MIE	I2C4SIE	I2C4BIE	U4TXIE	U4RXIE	U4EIE	SQI1IE	PREIE	FCEIE	RTCCIE	SPI4TXIE	SPI4RXIE	SPI4EIE	I2C3MIE	I2C3SIE	I2C3BIE	0000	
04.00	1500	31:16	_	_	_	_	_	_	_	—	_	_	ADC7WIE	_	_	ADC4WIE	ADC3WIE	ADC2WIE	0000	
0120	IEC6	15:0	ADC1WIE	ADC0WIE	ADC7EIE	_	—	ADC4EIE	ADC3EIF	ADC2EIE	ADC1EIE	ADC0EIE	—	ADCGRPIE	_	ADCURDYIE	ADCARDYIE	ADCEOSIE	0000	
04.40		31:16	_	_	_		INT0IP<2:0>		INTOIS	6<1:0>	_	_	_		CS1IP<2:0:	>	CS1IS	i<1:0>	0000	
0140	IPC0	15:0	_	_	_		CS0IP<2:0>		CS0IS	<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000	
0150		31:16	_	_	_		OC1IP<2:0>		OC1IS<1:0>		_	_	_	IC1IP<2:0>		IC1IS<1:0>		0000		
0150	IPC1	15:0	_	_	_		IC1EIP<2:0>		IC1EIS	S<1:0>	_	_	_	T1IP<2:0>		T1IS<1:0>		0000		
04.00	1000	31:16	_	_	_		IC2IP<2:0>		IC2IS	<1:0>	_	_	_		IC2EIP<2:0	>	IC2EIS<1:0>		0000	
0160	IPC2	15:0	_	_	_		T2IP<2:0>		T2IS<1:0>		_	_	_		INT1IP<2:0	>	INT1IS	S<1:0>	0000	
0470	IPC3	31:16	-	_	_		IC3EIP<2:0>		IC3EIS	S<1:0>	_	-	-		T3IP<2:0>		T3IS<	<1:0>	0000	
0170	IPCS	15:0	-	_	_		INT2IP<2:0>		INT2IS	S<1:0>	_	_	_		OC2IP<2:0	>	OC2IS	S<1:0>	0000	
0180		31:16	-	_	_		T4IP<2:0>		T4IS<	<1:0>	_	_	_		INT3IP<2:0	>	INT3IS	S<1:0>	0000	
0180	IPC4	15:0	-	_	_		OC3IP<2:0>		OC3IS	i<1:0>	_	-	-		IC3IP<2:0>	•	IC3IS	<1:0>	0000	
0400	IDOC	31:16	-	_	_		INT4IP<2:0>		INT4IS	6<1:0>	_	-	-		OC4IP<2:0	>	OC4IS	S<1:0>	0000	
0190	IPC5	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		IC4EIP<2:0	>	IC4EIS	S<1:0>	0000	
0140	IDCC	31:16	-	_	_		OC5IP<2:0>		OC5IS	5<1:0>	_	_	_		IC5IP<2:0>	•	IC5IS	<1:0>	0000	
01A0	IPCO	15:0	-	_	_		IC5EIP<2:0>		IC5EIS	S<1:0>	_	-	-		T5IP<2:0>		T5IS<	<1:0>	0000	
0400	1007	31:16	-	_	_		OC6IP<2:0>		OC6IS	<1:0>	_	_	_		IC6IP<2:0>	•	IC6IS	<1:0>	0000	
01B0	IPC7	15:0	-	_	_		IC6EIP<2:0>	IC6EIP<2:0>		S<1:0>	_	-	-		T6IP<2:0>		T6IS<	<1:0>	0000	
04.00		31:16	_	_	_		OC7IP<2:0>		OC7IS<1:0>		_	_	_		IC7IP<2:0>	•	IC7IS	<1:0>	0000	
0100	IPC8	15:0	_	_	_		IC7EIP<2:0>		IC7EIS<1:0>		_	_	_	T7IP<2:0>		T7IS<1:0>		0000		
04 D 0		31:16	_	_	_		OC8IP<2:0>		OC8IS	i<1:0>	-	—	—		IC8IP<2:0>		IC8IS	<1:0>	0000	
01D0	IPC9	15:0	_	_	—		IC8EIP<2:0>	P<2:0>		S<1:0>	_	—	—	T8IP<2:0>		T8IP<2:0>		T8IS<	<1:0>	0000
0450	10040	31:16	_	_	_		OC9IP<2:0>	C9IP<2:0> OC9		i<1:0>	_	_	—	IC9IP<2:0>		IC9IS	<1:0>	0000		
01E0	IPC10	15:0	_	_	_		IC9EIP<2:0>		IC9EIS	S<1:0>	_	_	—		T9IP<2:0>		T9IS<	<1:0>	0000	

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

This bit or register is not available on devices without a CAN module. 3:

4: This bit or register is not available on 100-pin devices.

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:

Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices. 6:

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

#### **TABLE 7-3**: **INTERRUPT REGISTER MAP (CONTINUED)**

ress ()		Ð								Bi	ts								s
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF032	31:16	_	_	-	—	-	_	-	_	_	_	—	_	—	—	VOFF<	17:16>	0000
0500	OFF032	15:0								VOFF<15:1>								—	0000
0504	OFF033	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0504	066033	15:0								VOFF<15:1>								_	0000
0500	OFF034	31:16	—		—	_	_	-	_		—		_	—	—	—	VOFF<	17:16>	0000
0508	0FF034	15:0								VOFF<15:1>								_	0000
0500	OFF035	31:16	—		_	—				—	_		—	_	—	_	VOFF<	17:16>	0000
0500	0FF035	15:0								VOFF<15:1>								_	0000
0500	OFF036	31:16	—		—	_					—		—	—	_	—	VOFF<	17:16>	0000
0500	066030	15:0								VOFF<15:1>								_	0000
05D4	OFF037	31:16	—		—	_				—	—		—	—	_	_	VOFF<	17:16>	0000
0304	011037	15:0	15:0 VOFF<15:1> -									—	0000						
0508	OFF038	31:16	_	-	—	—	-	-	-	_	_	-	—	_	—	—	VOFF<	17:16>	0000
0300	011030	15:0			-	-				VOFF<15:1>					-	-	-	—	0000
05DC	OFF039	31:16	_	—	-	—	_	—	_	—	_		—	_	—	—	VOFF<	17:16>	0000
0300	011039	15:0								VOFF<15:1>								—	0000
0550	OFF040	31:16	_	_						—	_		—	_			VOFF<	17:16>	0000
0520	011040	15:0			-	-				VOFF<15:1>					-	-	-		0000
05E4	OFF041	31:16	_	—	-	—	_	—	_	—	_		—	_	—	—	VOFF<	17:16>	0000
0564	011041	15:0								VOFF<15:1>									0000
05E8	OFF042	31:16	_	—	-	—	_	—	_	—	_		—	_	—	—	VOFF<	17:16>	0000
0520	011042	15:0			-	-				VOFF<15:1>					-	-	-		0000
05EC	OFF043	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0520	011043	15:0								VOFF<15:1>									0000
05E0	OFF044	31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	—	VOFF<	17:16>	0000
001 0	011044	15:0			-	-				VOFF<15:1>					-	-	-	_	0000
05F4	OFF045	31:16	—	—	—	_	_	_	_	—	_	—	—	—	—	—	VOFF<	17:16>	0000
0014	011040	15:0								VOFF<15:1>						-	-		0000
0558	OFF046	31:16	—	_	-		_	_	—	—	_	_	—	_	—	—	VOFF<	17:16>	0000
05-0		15:0								VOFF<15:1>								_	0000

© 2015-2016 Microchip Technology Inc.

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV **Registers**" for more information. This bit or register is not available on 64-pin devices.

This bit or register is not available on devices without a CAN module. 3:

4: This bit or register is not available on 100-pin devices.

- Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:
- Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices. 6:

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

<sup>2:</sup> 

#### **TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)**

ress f)	<b>N</b> -	Ð								Bi	s								Ś
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	055077(2)	31:16	_	_	_	_		—	—	_	_	_	_	_	_	_	VOFF.	:17:16>	0000
0674	OFF077 <sup>(2)</sup>	15:0			•			•	•	VOFF<15:1>			•			•	•	—	0000
0670	OFF078 <sup>(2)</sup>	31:16	_	_	_	_	—	—	_	_	_	_	-	_	_	_	VOFF.	:17:16>	0000
0070		15:0								VOFF<15:1>								_	0000
0670	OFF079 <sup>(2)</sup>	31:16	_	—	—	_	_	—	—	_	_	-	—	_	—	_	VOFF.	:17:16>	0000
0070	011073.7	15:0							-	VOFF<15:1>			-			-	-	—	0000
0880	OFF080 <sup>(2)</sup>	31:16	—	—	—	—	_	—	—	—	_	—	—	—	—		VOFF.	:17:16>	0000
0000	011000	15:0								VOFF<15:1>								—	0000
0684	OFF081 <sup>(2)</sup>	31:16	—	—	_	—	—	—		—	—	—	—	—	—	—	VOFF.	:17:16>	0000
0004	011001	15:0								VOFF<15:1>			•					—	0000
0688	OFF082 <sup>(2)</sup>									VOFF.	:17:16>	0000							
0000	011002	15:0								VOFF<15:1>								—	0000
0680	OFF083 <sup>(2)</sup>									VOFF.	:17:16>	0000							
0000	011005	15:0								VOFF<15:1>								—	0000
0690	OFF084 <sup>(2)</sup>	31:16	—	—	_	—	—	—		—	—	—	—	—	—	—	VOFF.	:17:16>	0000
0000	011004	15:0								VOFF<15:1>								—	0000
0694	OFF085 <sup>(2)</sup>	31:16	—	—	—	—	_	—	—		_	—	—	—	—	—	VOFF.	:17:16>	0000
0004	011000	15:0								VOFF<15:1>			-						0000
0698	OFF086 <sup>(2)</sup>	31:16	—	—	—	—	—	—	—		_	—	—	—	—	—	VOFF.	:17:16>	0000
	0.1.000	15:0								VOFF<15:1>								—	0000
0690	OFF087 <sup>(2)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF.	:17:16>	0000
0000	0.1.001	15:0								VOFF<15:1>			-						0000
0640	OFF088 <sup>(2)</sup>	31:16	_	—	-	—	_	—	—	—	_	—	-	—	—	—	VOFF.	:17:16>	0000
00,10	0.1000	15:0								VOFF<15:1>								—	0000
06A4	OFF089 <sup>(2)</sup>	31:16	—	—	—	—	—	—	—	—	-	—	-	—	—	—	VOFF.	:17:16>	0000
		15:0								VOFF<15:1>								_	0000
06A8	OFF090 <sup>(2)</sup>	31:16	_	—	—	—	—	—	—	_	_	—	—	—	—	_	VOFF.	:17:16>	0000
00/10	0.7000	15:0								VOFF<15:1>								—	0000
0640	OFF091 <sup>(2)</sup>	31:16	_	—	-	—	—	—	—	—	_	—	—	—	—	—	VOFF.	:17:16>	0000
	011001	15:0								VOFF<15:1>								_	0000

DS60001320D-page 136

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

3: This bit or register is not available on devices without a CAN module.

4: This bit or register is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

### REGISTER 11-5: USBIE0CSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 0) (CONTINUED)

#### bit 21 SENDSTALL: Send Stall Control bit (Device mode)

- 1 = Terminate the current transaction and transmit a STALL handshake. This bit is automatically cleared.
- 0 = Do not send STALL handshake.

**REQPKT:** IN transaction Request Control bit (Host mode)

- 1 = Request an IN transaction. This bit is cleared when the RXPKTRDY bit is set.
- 0 = Do not request an IN transaction
- bit 20 SETUPEND: Early Control Transaction End Status bit (Device mode)
  - 1 = A control transaction ended before the DATAEND bit has been set. An interrupt will be generated and the FIFO flushed at this time.
    - 0 = Normal operation

This bit is cleared by writing a '1' to the SVCSETEND bit in this register.

#### ERROR: No Response Error Status bit (Host mode)

- 1 = Three attempts have been made to perform a transaction with no response from the peripheral. An interrupt is generated.
- 0 = Clear this flag. Software must write a '0' to this bit to clear it.

#### DATAEND: End of Data Control bit (Device mode)

The software sets this bit when:

bit 19

- Setting TXPKTRDY for the last data packet
- Clearing RXPKTRDY after unloading the last data packet
- Setting TXPKTRDY for a zero length data packet

Hardware clears this bit.

**SETUPPKT:** Send a SETUP token Control bit (*Host mode*)

- 1 = When set at the same time as the TXPKTRDY bit is set, the module sends a SETUP token instead of an OUT token for the transaction
- 0 = Normal OUT token operation

Setting this bit also clears the Data Toggle.

- bit 18 SENTSTALL: STALL sent status bit (Device mode)
  - 1 = STALL handshake has been transmitted
  - 0 = Software clear of bit

RXSTALL: STALL handshake received Status bit (Host mode)

- 1 = STALL handshake was received
- 0 = Software clear of bit
- bit 17 **TXPKTRDY:** TX Packet Ready Control bit
  - 1 = Data packet has been loaded into the FIFO. It is cleared automatically.
  - 0 = No data packet is ready for transmit
- bit 16 **RXPKTRDY:** RX Packet Ready Status bit
  - 1 = Data packet has been received. Interrupt is generated (when enabled) when this bit is set.
  - 0 = No data packet has been received

This bit is cleared by setting the SVCRPR bit.

bit 15-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24		_	-	RXFIFOAD<12:8>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10				RXFIFO.	AD<7:0>						
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15.0		_	_	TXFIFOAD<12:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	TXFIFOAD<7:0>										

#### REGISTER 11-14: USBFIFOA: USB FIFO ADDRESS REGISTER

# Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-16 **RXFIFOAD<12:0>:** Receive Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

111111111111 = 0xFFF8

- •
- •

bit 15-13 Unimplemented: Read as '0'

#### bit 12-0 TXFIFOAD<12:0>: Transmit Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

•

•

•

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0			
31:24											
22:46	R/W-0	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0			
23:16		WTCO	N<3:0>			WTID<3:0>					
15.0	R-1	R-0	R-0	R-0	R-1	R-1	R-0	R-0			
15:8		DMACHA	NS<3:0>			RAMBI	FS<3:0>				
7.0	R-0	R-1	R-1	R-1	R-0	R-1	R-1	R-1			
7:0		RXENDF	PTS<3:0>		TXENDPTS<3:0>						

#### **REGISTER 11-16: USBINFO: USB INFORMATION REGISTER**

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 VPLEN<7:0>: VBUS pulsing charge length bits Sets the duration of the VBUS pulsing charge in units of 546.1 µs. (The default setting corresponds to 32.77 ms.)

bit 23-20 WTCON<3:0>: Connect/Disconnect filter control bits


Sets the wait to be applied to allow for the connect/disconnect filter in units of 533.3 ns. The default setting corresponds to 2.667  $\mu$ s.

- bit 19-6 WTID<3:0>: ID delay valid control bits Sets the delay to be applied from IDPULLUP being asserted to IDDIG being considered valid in units of 4.369ms. The default setting corresponds to 52.43ms.
- bit 15-12 DMACHANS<3:0>: DMA Channels bits These read-only bits provide the number of DMA channels in the USB module. For the PIC32MZ EF family, this number is 8.
- bit 11-8 **RAMBITS<3:0>:** RAM address bus width bits These read-only bits provide the width of the RAM address bus. For the PIC32MZ EF family, this number is 12.
- bit 7-4 RXENDPTS<3:0>: Included RX Endpoints bits

This read-only register gives the number of RX endpoints in the design. For the PIC32MZ EF family, this number is 7.

bit 3-0 **TXENDPTS<3:0>:** Included TX Endpoints bits

These read-only bits provide the number of TX endpoints in the design. For the PIC32MZ EF family, this number is 7.



# FIGURE 14-2: TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9 BLOCK DIAGRAM (32-BIT)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
31:24		—	_		R	XBUFELM<4:	)>	
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
23:16	—	—	_		Tک	(BUFELM<4:	)>	
45-0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0
15:8	_	—	_	FRMERR	SPIBUSY	—	_	SPITUR
7.0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0
7:0	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF

### REGISTER 19-3: SPIxSTAT: SPI STATUS REGISTER

Legend:	C = Clearable bit	HS = Set in hardware	
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31-29 Unimplemented: Read as '0'
- bit 28-24 **RXBUFELM<4:0>:** Receive Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)
- bit 15-13 Unimplemented: Read as '0'
- bit 12 FRMERR: SPI Frame Error status bit
  - 1 = Frame error is detected
  - 0 = No Frame error is detected
  - This bit is only valid when FRMEN = 1.
- bit 11 SPIBUSY: SPI Activity Status bit
  - 1 = SPI peripheral is currently busy with some transactions
  - 0 = SPI peripheral is currently idle
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPITUR: Transmit Under Run bit
  - 1 = Transmit buffer has encountered an underrun condition
  - 0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

- bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)
  - 1 = When SPI module shift register is empty
  - 0 = When SPI module shift register is not empty
- bit 6 **SPIROV:** Receive Overflow Flag bit
  - 1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.
  - 0 = No overflow has occurred

This bit is set in hardware; can only be cleared (= 0) in software.

- bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)
  - 1 = RX FIFO is empty (CRPTR = SWPTR)
  - 0 = RX FIFO is not empty (CRPTR  $\neq$  SWPTR)
- bit 4 Unimplemented: Read as '0'

#### **SQI Control Registers** 20.1

# TABLE 20-1: SERIAL QUADRATURE INTERFACE (SQI) REGISTER MAP

ess										В	its								ő
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	SQI1	31:16			—	—	_	—	—	—	DUN	IMYBYTES<	2:0>	AD	DRBYTES<2	2:0>	READOPO	CODE<7:6>	0000
2000	XCON1	15:0			READOPO	CODE<5:0>			TYPEDA	ATA<1:0>	TYPEDU	/MY<1:0>	TYPEMC	DE<1:0>	TYPEAD	DR<1:0>	TYPECI	MD<1:0>	0000
2004	SQI1	31:16	—	—	—	—	-	—	—	—	—	—	-	—	—	-	—	—	0000
2004	XCON2	15:0	—	—	—	—	DEVSE	L<1:0>	MODEBY	TES<1:0>				MODECO	DDE<7:0>				0000
2008	SQI1CFG	31:16	_	_	_	_	_	_	CSEN	l<1:0>	SQIEN	_	DATAE	N<1:0>	CON FIFORST	RXFIFO RST	TXFIFO RST	RESET	0000
		15:0	_	—	—	BURSTEN	_	HOLD	WP	—	—	—	LSBF	CPOL	CPHA		MODE<2:0>		0000
200C	SQI1CON	31:16									IT<1:0>	0000							
		15:0									0000								
2010	SQI1	31:16	—	—	—	-	—	—	—	—	—	_	—	_	-	C	LKDIV<10:8		0000
	CLKCON	15:0				CLKDI	V<7:0>				_	_	_	_	_		STABLE	EN	0000
2014	SQI1	31:16	_	_	_	-	_	—	—	—	_	_	_	_	—	_	—	_	0000
_	CMDTHR	15:0	—	—	_		TX	CMDTHR<4	:0>		—	—	—		-	CMDTHR<4	4:0>		0000
2018	SQI1	31:16	_	—	_	-	—	—	—	—	—	—	_	—	—	—	—	—	0000
	INTTHR	15:0	—	—	—		T>	(INTTHR<4:			—	—	—			(INTTHR<4:			0000
0010	SQI1	31:16	—	_	_	_	_	_	—	—	—	_	_	—	—	—	_	—	0000
201C	INTEN	15:0	_	_	_	_	DMAEIE	PKT COMPIE	BD DONEIE	CON THRIE	CON EMPTYIE	CON FULLIE	RX THRIE	RX FULLIE	RX EMPTYIE	TX THRIE	TX FULLIE	TX EMPTYIE	0000
	SQI1	31:16	—	—	-	—	—	—	-	-	-	—	—	—	—	—	-	—	0000
2020	INTSTAT	15:0	-	—	-	-	DMAEIF	PKT COMPIF	BD DONEIF	CON THRIF	CON EMPTYIF	CON FULLIF	RX THRIF	RX FULLIF	RX EMPTYIF	TX THRIF	TX FULLIF	TX EMPTYIF	0000
2024	SQI1	31:16									<31:16>								0000
	TXDATA	15:0								TXDAT									0000
2028	SQI1	31:16									<31:16>								0000
	RXDATA	15:0								RXDAT	A<15:0>								0000
202C	SQI1	31:16	—	—	_	_	—	—	—	_					REE<7:0>				0000
	STAT1	15:0	_	_	_	_	_	_	_	_					CNT<7:0>				0000
2030	SQI1 STAT2	31:16	_	—	_	-	—	-	—	—	—	-	-	-	-	—		AT<1:0>	0000
	-	15:0	_	_	_	-			ONAVAIL<4:			SDID3	SDID2	SDID1	SDID0	_	RXUN	TXOV	00x0
2034	SQI1 BDCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	-	-	-	0000
		15:0	_	—	—	_	_	—	—			_	—	—	—	START	POLLEN	DMAEN	0000
2038	SQI1BD CURADD	31:16									DDR<31:16>								0000
		15:0									DDR<15:0>								0000
2040	SQI1BD BASEADD	31:16															0000		
BASEADD 15:0									0000										

ess (		æ								В	its								s
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2044		31:16	_	-	—	_	—	—	—	_	-	_		BDSTATE<3:0> DMA START DMAA				DMAACTV	0000
	STAT	15:0							•	BDCON	N<15:0>								0000
2048	SQI1BD	31:16	_	—	—	—	—	_	_	_	—	_	—	—	—	—	—	_	0000
2048	POLLCON	15:0							•	POLLCC	)N<15:0>								0000
204C	OGIIDD	31:16		—	_		TXSTA	FE<3:0>		—	—	_	—		TX	BUFCNT<4	:0>		0000
2040	TXDSTAT	15:0	_	—	—	—	—	_	—	—				TXCURBUFLEN<7:0>					0000
2050 SQ1BD 31:16 RXSTATE<3:0> RXBUFCNT<4:0>					Γ<4:0>		0000												
2050	RXDSTAT	15:0	_		_	_	_	_	_	_				RXCURBU	FLEN<7:0>				0000
2054	SQI1THR	31:16	-	—	—	_	—	_	—		_			—	-		—	—	0000
2004	SQITTIK	15:0		—	—	—	—	_	-		—					THRES<4:0:	>		0000
	SQI1INT	31:16	_	_	—	—	—	—	—	_	—	—	_	—	—	_	—		0000
2058	SIGEN	15:0	—	-	-	-	DMAEISE	PKT DONEISE	BD DONEISE	CON THRISE	CON EMPTYISE	CON FULLISE	RX THRISE	RX FULLISE	RX EMPTYISE	TX THRISE	TX FULLISE	TX EMPTYISE	0000
205C		31:16	_	—	_	_	_	_	-	-	—			_	—	-	_	—	0000
2030	TAPCON	15:0		—			CLKIND	LY<5:0>				DATAOUT	DLY<3:0>			CLKOUT	DLY<3:0>		0000
2060	SQI1	31:16		—	—	—	—	—	—	-	—		-	STATPOS	TYPEST	AT<1:0>	STATBY	TES<1:0>	0000
2000	SQI1 MEMSTAT	MSTAT 15:0 STATDATA<15:0> 000							0000										
2064         SQI1 XCON3         31:16         -         -         INIT1 SCHECK         INIT1COUNT<1:0>         INIT1TYPE<1:0>         INIT1CMD3<7:0>								0000											
	XCON3	15:0				INIT1CM	1D2<7:0>							INIT1CM	ID1<7:0>				0000
2068	SQI1 XCON4									0000									
15:0 INIT2CMD2<7:0> INIT2CMD1<7:0> 000							0000												

# TABLE 20-1: SERIAL QUADRATURE INTERFACE (SQI) REGISTER MAP (CONTINUED)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	—	—	_	_	—	-	_	—				
00.40	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0				
23:16	(						_KDIV<10:8> <sup>(1)</sup>					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8		CLKDIV<7:0> <sup>(1)</sup>										
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R/W-0				
7:0	_	—	_	_	—	_	STABLE	EN				

#### REGISTER 20-5: SQI1CLKCON: SQI CLOCK CONTROL REGISTER

## Legend:

0			
R = Readable bit	W = Writable bit U = Unimplemented bit, read as 'C		read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-19 Unimplemented: Read as '0'

bit 18-8 CLKDIV<10:0>: SQI Clock TsQI Frequency Select bit<sup>(1)</sup>

1000000000 =	Base	clock	Твс	is	divided	by	2048
0100000000 =	Base	clock	Твс	is	divided	by	1024
0010000000 =	Base	clock	Твс	is	divided	by	512
00010000000 =	Base	clock	Твс	is	divided	by	256
00001000000 =	Base	clock	Твс	is	divided	by	128
00000100000 =	Base	clock	Твс	is	divided	by	64
0000010000 =	Base	clock	Твс	is	divided	by	32
0000001000 =	Base	clock	Твс	is	divided	by	16
0000000100 =	Base	clock	Твс	is	divided	by	8
0000000010 =	Base	clock	Твс	is	divided	by	4
0000000001 =	Base	clock	Твс	is	divided	by	2
00000000000 =	Base	clock	Твс				

Setting these bits to '0000000000' specifies the highest frequency of the SQI clock.

#### bit 7-2 Unimplemented: Read as '0'

bit 1 STABLE: TSQI Clock Stable Select bit

This bit is set to '1' when the SQI clock, TsQI, is stable after writing a '1' to the EN bit.

- 1 = Tsqi clock is stable
- 0 = Tsql clock is not stable

#### bit 0 EN: TSQI Clock Enable Select bit

When clock oscillation is stable, the SQI module will set the STABLE bit to '1'.

- 1 = Enable the SQI clock (TSQI) (when clock oscillation is stable, the SQI module sets the STABLE bit to '1')
- 0 = Disable the SQI clock (TsQI) (the SQI module should stop its clock to enter a low power state); SFRs can still be accessed, as they use PBCLK5
- **Note 1:** Refer to Table 37-34 in **37.0** "Electrical Characteristics" for the maximum clock frequency specifications.

# 26.2 Crypto Engine Buffer Descriptors

Host software creates a linked list of buffer descriptors and the hardware updates them. Table 26-3 provides a list of the Crypto Engine buffer descriptors, followed by format descriptions of each buffer descriptor (see Figure 26-2 through Figure 26-9).

Name (see No	ote 1)	Bit 31/2315/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
Name (see Note 1)         Bit 31/2315/7		DESC_EN	—	(	CRY_MODE<2:0	>	—	_	_				
	23:16	_	SA_FETCH_EN	-	_	LAST_BD	LIFM	PKT_INT_EN	CBD_INT_EN				
	15:8				BD_BUFLEN	<15:8>	•						
Name (see Note 1)         Bit 31/2315/7         Bit 30/22/14/6           BD_CTRL         31:24         DESC_EN         —           23:16         —         SA_FETCH_E           15:8         —         —           7:0         —         —           BD_SA_ADDR         31:24         —				BD_BUFLEN	N<7:0>								
BD_SA_ADDR	31:24				BD_SAADDR	<31:24>							
	23:16		BD_SAADDR<23:16>										
	15:8		BD_SAADDR<15:8>										
	7:0	BD_SAADR<7:0>											
BD_SCRADDR	31:24		BD_SRCADDR<31:24>										
	23:16		BD_SRCADDR<23:16>										
	15:8		BD_SRCADDR<15:8>										
	7:0		BD_SRCADDR<7:0>										
BD_DSTADDR	31:24	BD_DSTADDR<31:24>											
	23:16		BD_DSTADDR<23:16>										
	15:8		BD_DSTADDR<15:8>										
	7:0				BD_DSTADD	R<7:0>							
BD_NXTPTR	31:24	BD_NXTADDR<31:24>											
	23:16	BD_NXTADDR<23:16>											
	15:8	BD_NXTADDR<15:8>											
	7:0	BD_NXTADDR<7:0>											
BD_UPDPTR	31:24	BD_UPDADDR<31:24>											
	23:16	BD_UPDADDR<23:16>											
	15:8	BD_UPDADDR<15:8>											
	7:0	BD_UPDADDR<7:0>											
BD_MSG_LEN	31:24				MSG_LENGTH	1<31:24>							
	23:16				MSG_LENGTH	1<23:16>							
	15:8				MSG_LENGT	H<15:8>							
	7:0				MSG_LENGT	H<7:0>							
BD_ENC_OFF	31:24				ENCR_OFFSE	T<31:24>							
	23:16				ENCR_OFFSE	T<23:16>							
	15:8		ENCR_OFFSET<15:8>										
	7:0				ENCR_OFFSI	ET<7:0>							

## TABLE 26-3: CRYPTO ENGINE BUFFER DESCRIPTORS

**Note** 1: The buffer descriptor must be allocated in memory on a 64-bit boundary.

	KE	GISTER						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_				_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_		_	—		—	—
15:8	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	HTEN	MPEN		NOTPM		PMMODE	<3:0>	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	CRCERREN	CRCOKEN	RUNTERREN	RUNTEN	UCEN	NOTMEEN	MCEN	BCEN

# REGISTER 30-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER

#### Legend:

R = Readable bit	W = Writable bit	II – Unimplemented bit	
R = Readable bit	vv = vviitable bit	U = Unimplemented bit, r	eau as 0
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **HTEN:** Enable Hash Table Filtering bit
  - 1 = Enable Hash Table Filtering
    - 0 = Disable Hash Table Filtering
- bit 14 **MPEN:** Magic Packet<sup>™</sup> Enable bit 1 = Enable Magic Packet Filtering 0 = Disable Magic Packet Filtering
  - 0 = Disable Magic Packet Filtering
- bit 13 Unimplemented: Read as '0'
- bit 12 NOTPM: Pattern Match Inversion bit

1 = The Pattern Match Checksum must not match for a successful Pattern Match to occur

0 = The Pattern Match Checksum must match for a successful Pattern Match to occur

This bit determines whether Pattern Match Checksum must match in order for a successful Pattern Match to occur.

- bit 11-8 **PMMODE<3:0>:** Pattern Match Mode bits
  - 1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)<sup>(1,3)</sup>
  - 1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)<sup>(1,1)</sup>
  - 0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>
  - 0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>
  - 0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>
  - 0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>
  - 0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>
  - 0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>
  - 0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)<sup>(1)</sup>
  - 0000 = Pattern Match is disabled; pattern match is always unsuccessful

Note 1: XOR = True when either one or the other conditions are true, but not both.

- 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.
- 3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

#### **REGISTER 30-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER (CONTINUED)** bit 7 **CRCERREN:** CRC Error Collection Enable bit 1 = The received packet CRC must be invalid for the packet to be accepted 0 = Disable CRC Error Collection filtering This bit allows the user to collect all packets that have an invalid CRC. bit 6 CRCOKEN: CRC OK Enable bit 1 = The received packet CRC must be valid for the packet to be accepted 0 = Disable CRC filtering This bit allows the user to reject all packets that have an invalid CRC. **RUNTERREN:** Runt Error Collection Enable bit bit 5 1 = The received packet must be a runt packet for the packet to be accepted 0 = Disable Runt Error Collection filtering This bit allows the user to collect all packets that are runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes (when CRCOKEN = 0) or any packet with a size of less than 64 bytes that has a valid CRC (when CRCOKEN = 1). RUNTEN: Runt Enable bit bit 4 1 = The received packet must not be a runt packet for the packet to be accepted 0 = Disable Runt filtering This bit allows the user to reject all runt packets. For this filter, a runt packet is defined as any packet with a size of less than 64 bytes. bit 3 UCEN: Unicast Enable bit 1 = Enable Unicast Filtering 0 = Disable Unicast Filtering This bit allows the user to accept all unicast packets whose Destination Address matches the Station Address. bit 2 NOTMEEN: Not Me Unicast Enable bit 1 = Enable Not Me Unicast Filtering 0 = Disable Not Me Unicast Filtering This bit allows the user to accept all unicast packets whose Destination Address does not match the Station Address. MCEN: Multicast Enable bit bit 1 1 = Enable Multicast Filtering 0 = Disable Multicast Filtering This bit allows the user to accept all Multicast Address packets. bit 0 BCEN: Broadcast Enable bit 1 = Enable Broadcast Filtering 0 = Disable Broadcast Filtering This bit allows the user to accept all Broadcast Address packets. Note 1: XOR = True when either one or the other conditions are true, but not both. 2: This Hash Table Filter match is active regardless of the value of the HTEN bit.

3: This Magic Packet Filter match is active regardless of the value of the MPEN bit.

# Note 1: This register is only used for RX operations. 2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	r-1	R/P	R/P	R/P	R/P	r-1	R/P	R/P			
31:24	—	FUSBIDIO	IOL1WAY	PMDL1WAY	PGL1WAY		FETHIO	FMIIEN			
23:16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1			
23.10	—	—	_	—	—	—	-				
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P			
15:8	USERID<15:8>										
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P			
7:0	USERID<7:0>										

### REGISTER 34-6: DEVCFG3/ADEVCFG3: DEVICE CONFIGURATION WORD 3

Legend:	r = Reserved bit	P = Programmable bi	t
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'		oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 31 Reserved: Write as '1'
- bit 30 FUSBIDIO: USB USBID Selection bit
  - 1 = USBID pin is controlled by the USB module
  - 0 = USBID pin is controlled by the port function
  - If USBMD is '1', USBID reverts to port control.
- bit 29 IOL1WAY: Peripheral Pin Select Configuration bit
  - 1 = Allow only one reconfiguration
  - 0 = Allow multiple reconfigurations
- bit 28 **PMDL1WAY:** Peripheral Module Disable Configuration bit
  - 1 = Allow only one reconfiguration
  - 0 = Allow multiple reconfigurations
- bit 27 PGL1WAY: Permission Group Lock One Way Configuration bit
  - 1 = Allow only one reconfiguration
  - 0 = Allow multiple reconfigurations
- bit 26 Reserved: Write as '1'
- bit 25 FETHIO: Ethernet I/O Pin Selection Configuration bit
  - 1 = Default Ethernet I/O pins
    - 0 = Alternate Ethernet I/O pins

This bit is ignored for devices that do not have an alternate Ethernet pin selection.

- bit 24 FMIIEN: Ethernet MII Enable Configuration bit
  - 1 = MII is enabled
  - 0 = RMII is enabled
- bit 23-16 Reserved: Write as '1'
- bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

# 34.3 On-Chip Voltage Regulator

The core and digital logic for all PIC32MZ EF devices is designed to operate at a nominal 1.8V. To simplify system designs, devices in the PIC32MZ EF family incorporate an on-chip regulator providing the required core logic voltage from VDD.

## 34.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.

## 34.3.2 ON-CHIP REGULATOR AND BOR

PIC32MZ EF devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specific in **Section 37.1** "**DC Characteristics**".

## 34.4 On-chip Temperature Sensor

PIC32MZ EF devices include a temperature sensor that provides accurate measurement of a device's junction temperature (see Section 37.2 "AC Characteristics and Timing Parameters" for more information).

The temperature sensor is connected to the ADC module and can be measured using the shared S&H circuit (see Section 28.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)" for more information).

# 34.5 Programming and Diagnostics


PIC32MZ EF devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) interfaces
- Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

#### FIGURE 34-1:

#### BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



DC CHA	RACT	ERISTICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions <sup>(1)</sup>			
		Output Low Voltage I/O Pins 4x Sink Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-RB2, RB4, RB6, RB7, RB11, RB13 RC12-RC15 RD0, RD6-RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8-RH13 RJ0-RJ2, RJ8, RJ9, RJ11		_	0.4	V	IOL $\leq$ 10 mA, VDD = 3.3V			
DO10	Vol	Output Low Voltage I/O Pins: 8x Sink Driver Pins - RA0-RA2, RA4, RA5 RB3, RB5, RB8-RB10, RB12, RB14, RB15 RC1-RC4 RD1-RD5, RD9, RD10, RD12, RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF13 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7		_	0.4	V	IOL $\leq$ 15 mA, VDD = 3.3V			
		Output Low Voltage I/O Pins: 12x Sink Driver Pins - RA6, RA7 RE0-RE3 RF1 RG12-RG14	_	_	0.4	v	Iol $\leq$ 20 mA, Vdd = 3.3V			

Note 1: Parameters are characterized, but not tested.