



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
peed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
lumber of I/O	78
Program Memory Size	512KB (512K x 8)
rogram Memory Type	FLASH
EPROM Size	-
AAM Size	128K x 8
oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Oata Converters	A/D 40x12b
Oscillator Type	Internal
perating Temperature	-40°C ~ 125°C
Nounting Type	Surface Mount
ackage / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efk100-e-pt

TABLE 1-14: USB PINOUT I/O DESCRIPTIONS

		Pin Nu	mber					
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description	
VBUS	33	51	A35	73	I	Analog	USB bus power monitor	
VUSB3V3	34	52	A36	74	Р	_	USB internal transceiver supply. If the USB module is not used, this pin must be connected to Vss. When connected, the shared pin functions on USBID will not be available.	
D+	37	55	B30	77	I/O	Analog	USB D+	
D-	36	54	A37	76	I/O	Analog	USB D-	
USBID	38	56	A38	78	I	ST	USB OTG ID detect	

Legend: CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

TABLE 1-15: **CAN1 AND CAN2 PINOUT I/O DESCRIPTIONS**

		Pin Nu	mber				Description	
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type		
C1TX	PPS	PPS	PPS	PPS	0	_	CAN1 Bus Transmit Pin	
C1RX	PPS	PPS	PPS	PPS	I	ST	CAN1 Bus Receive Pin	
C2TX	PPS	PPS	PPS	PPS	0	_	CAN2 Bus Transmit Pin	
C2RX	PPS	PPS	PPS	PPS	I	ST	CAN2 Bus Receive Pin	

Legend: CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input

O = Output

P = Power I = Input

PPS = Peripheral Pin Select

The MIPS architecture defines that the result of a multiply or divide operation be placed in one of four pairs of HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, MUL, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit MFLO instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

The MDU also implements various shift instructions operating on the HI/LO register and multiply instructions as defined in the DSP ASE. The MDU supports all of the data types required for this purpose and includes three extra HI/LO registers as defined by the ASE.

Table 3-2 lists the latencies and repeat rates for the DSP multiply and dot-product operations. The approximate latencies and repeat rates are listed in terms of pipeline clocks.

TABLE 3-2: DSP-RELATED LATENCIES AND REPEAT RATES

Op code	Latency	Repeat Rate
Multiply and dot-product without saturation after accumulation	5	1
Multiply and dot-product with saturation after accumulation	5	1
Multiply without accumulation	5	1

3.1.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation and cache protocols, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as cache size and set associativity, and the presence of options like microMIPS is also available by accessing the CP0 registers, listed in Table 3-3.

TABLE 3-3: COPROCESSOR 0 REGISTERS

Register Number	Register Name	Function
0	Index	Index into the TLB array (MPU only).
1	Random	Randomly generated index into the TLB array (MPU only).
2	EntryLo0	Low-order portion of the TLB entry for even-numbered virtual pages (MPU only).
3	EntryLo1	Low-order portion of the TLB entry for odd-numbered virtual pages (MPU only).
4	Context/	Pointer to the page table entry in memory (MPU only).
	UserLocal	User information that can be written by privileged software and read via the RDHWR instruction.
5	PageMask/ PageGrain	PageMask controls the variable page sizes in TLB entries. PageGrain enables support of 1 KB pages in the TLB (MPU only).
6	Wired	Controls the number of fixed (i.e., wired) TLB entries (MPU only).
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers in Non-privileged mode.
8	BadVAddr	Reports the address for the most recent address-related exception.
	BadInstr	Reports the instruction that caused the most recent exception.
	BadInstrP	Reports the branch instruction if a delay slot caused the most recent exception.
9	Count	Processor cycle count.
10	EntryHi	High-order portion of the TLB entry (MPU only).
11	Compare	Core timer interrupt control.

REGISTER 4-10: SBTxWRy: SYSTEM BUS TARGET 'x' REGION 'y' WRITE PERMISSIONS REGISTER ('x' = 0-13; 'y' = 0-8)

			,	,,				
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-1
7:0	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-4 Unimplemented: Read as '0'

bit 3 **Group3:** Group 3 Write Permissions bits

1 = Privilege Group 3 has write permission

0 = Privilege Group 3 does not have write permission

bit 2 Group2: Group 2 Write Permissions bits

1 = Privilege Group 2 has write permission

0 = Privilege Group 2 does not have write permission

bit 1 **Group1:** Group 1 Write Permissions bits

1 = Privilege Group 1 has write permission

0 = Privilege Group 1 does not have write permission

bit 0 Group0: Group 0 Write Permissions bits

1 = Privilege Group 0 has write permission

0 = Privilege Group 0 does not have write permission

Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.

2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

TABLE 7-3 :	INTERRUPT REGISTER MAP (CONTINUED))
Ø		

ress ()		Φ						-		Bit	ts								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF168	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	VOFF<	17:16>	0000
0720	OFF 100	15:0								VOFF<15:1>								_	0000
0754	OFF169	31:16	_		_	_	_			_	_	_	_		_		VOFF<	17:16>	0000
0714	011109	15:0								VOFF<15:1>								_	0000
07E8	OFF170	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0720	011170	15:0								VOFF<15:1>								_	0000
07EC	OFF171	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
OILO	011171	15:0								VOFF<15:1>								_	0000
07F0	OFF172	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0710	011172	15:0								VOFF<15:1>								_	0000
07F4	OFF173	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
071 4	011173	15:0								VOFF<15:1>								_	0000
07F8	OFF174	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0/10	011174	15:0								VOFF<15:1>								_	0000
07EC	OFF175	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0710	011173	15:0								VOFF<15:1>								_	0000
0800	OFF176 ⁽²⁾	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0000	011170	15:0								VOFF<15:1>								_	0000
0804	OFF177 ⁽²⁾	31:16	_	-	_	_	_	_	-	_	_	_	_	-	_	_	VOFF<	17:16>	0000
0004	OI I III	15:0								VOFF<15:1>								_	0000
กลกล	OFF178 ⁽²⁾	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0000	011170	15:0								VOFF<15:1>								_	0000
0800	OFF179	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0800	OFFITS	15:0			•					VOFF<15:1>			•				•	_	0000
0810	OFF180	31:16	_	1	_	_	_	_	-	_	_	_	_	-	_	_	VOFF<	17:16>	0000
0010	011100	15:0								VOFF<15:1>								_	0000
0814	OFF181	31:16	_	_	_		_	_	_	_	_				_	_	VOFF<	17:16>	0000
0014	011101	15:0								VOFF<15:1>								_	0000
0818	OFF182	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	VOFF<	17:16>	0000
0010	OFF102	15:0						-		VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- 3: This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

DEGIGTED = 4	INTO AN INTERPRIENT AGAITS AL	DEGIGTED
REGISTER 7-1:	INTCON: INTERRUPT CONTROL	REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	NMIKEY<7:0>								
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	_	_	_	_	_	_	_	_	
15.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	
15:8	_	_	_	MVEC	_	TPC<2:0>			
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 NMIKEY<7:0>: Non-Maskable Interrupt Key bits

When the correct key (0x4E) is written, a software NMI will be generated. The status is indicated by the GNMI bit (RNMICON<19>).

bit 23-13 Unimplemented: Read as '0'

bit 12 MVEC: Multi Vector Configuration bit

1 = Interrupt controller configured for multi vectored mode

0 = Interrupt controller configured for single vectored mode

bit 11 Unimplemented: Read as '0'

bit 10-8 **TPC<2:0>:** Interrupt Proximity Timer Control bits

111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer

110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer

101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer

100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer

011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer

010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer

001 = Interrupts of group priority 1 start the Interrupt Proximity timer

000 = Disables Interrupt Proximity timer

bit 7-5 **Unimplemented:** Read as '0'

bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 2 INT2EP: External Interrupt 2 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

bit 0 **INT0EP:** External Interrupt 0 Edge Polarity Control bit

1 = Rising edge

0 = Falling edge

REGISTER 11-18: USBEXTXA: USB ENDPOINT 'x' TRANSMIT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31.24	_	TXHUBPRT<6:0>										
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10	MULTTRAN	TXHUBADD<6:0>										
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15.6	_	_	_	_	_	-	_	_				
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	_			Т	XFADDR<6:0	>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-24 **TXHUBPRT<6:0>:** TX Hub Port bits (*Host mode*)

When a Low-Speed or Full-Speed device is connected to this endpoint through a Hi-Speed USB 2.0 hub, this field records the port number of that USB 2.0 hub.

bit 23 MULTTRAN: TX Hub Multiple Translators bit (Host mode)

1 = The USB 2.0 hub has multiple transaction translators

0 = The USB 2.0 hub has a single transaction translator

bit 22-16 **TXHUBADD<6:0>:** TX Hub Address bits (*Host mode*)

When a Low-Speed or Full-Speed device is connected to this endpoint through a Hi-Speed USB 2.0 hub, these bits record the address of the USB 2.0 hub.

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **TXFADDR<6:0>:** TX Functional Address bits (*Host mode*)

Specifies the address for the target function that is be accessed through the associated endpoint. It needs to be defined for each TX endpoint that is used.

REGISTER 20-20: SQI1BDRXDSTAT: SQI BUFFER DESCRIPTOR DMA RECEIVE STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.04	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0			
31:24		-	-		RXSTATE<3:0>						
22,46	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x			
23:16			-		RXBUFCNT<4:0>						
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15:8	_	_	_	_	_	_	_	_			
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
7:0				RXCURBUF	LEN<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-25 RXSTATE<3:0>: Current DMA Receive State Status bits

These bits provide information on the current DMA receive states.

bit 24-21 Unimplemented: Read as '0'

bit 20-16 RXBUFCNT<4:0>: DMA Buffer Byte Count Status bits

These bits provide information on the internal FIFO space.

bit 15-8 Unimplemented: Read as '0'

bit 7-0 RXCURBUFLEN<7:0>: Current DMA Receive Buffer Length Status bits

These bits provide the length of the current DMA receive buffer.

REGISTER 20-21: SQI1THR: SQI THRESHOLD CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	-	_	-	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0					THRES<4:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 THRES<4:0>: SQI Control Threshold Value bits

The SQI control threshold interrupt is asserted when the amount of space indicated by THRES<4:0> is

available in the SQI control buffer.

REGISTER 21-1: I2CxCON: I²C CONTROL REGISTER (CONTINUED)

- bit 12 **SCLREL:** SCLx Release Control bit (when operating as I²C slave)
 - 1 = Release SCLx clock
 - 0 = Hold SCLx clock low (clock stretch)

If STREN = 1:

Bit is R/W (i.e., software can write '0' to initiate stretch and write '1' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception.

If STREN = 0:

Bit is R/S (i.e., software can only write '1' to release clock). Hardware clear at beginning of slave transmission.

- bit 11 STRICT: Strict I²C Reserved Address Rule Enable bit
 - 1 = Strict reserved addressing is enforced. Device does not respond to reserved address space or generate addresses in reserved address space.
 - 0 = Strict I²C Reserved Address Rule is not enabled
- bit 10 A10M: 10-bit Slave Address bit
 - 1 = I2CxADD is a 10-bit slave address
 - 0 = I2CxADD is a 7-bit slave address
- bit 9 **DISSLW:** Disable Slew Rate Control bit
 - 1 = Slew rate control is disabled
 - 0 = Slew rate control is enabled
- bit 8 SMEN: SMBus Input Levels bit
 - 1 = Enable I/O pin thresholds compliant with SMBus specification
 - 0 = Disable SMBus input thresholds
- bit 7 **GCEN:** General Call Enable bit (when operating as I²C slave)
 - 1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
 - 0 = General call address is disabled
- bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as I²C slave)

Used in conjunction with SCLREL bit.

- 1 = Enable software or receive clock stretching
- 0 = Disable software or receive clock stretching
- bit 5 **ACKDT:** Acknowledge Data bit (when operating as I²C master, applicable during master receive)

Value that is transmitted when the software initiates an Acknowledge sequence.

- 1 = Send NACK during Acknowledge
- 0 = Send ACK during Acknowledge
- bit 4 ACKEN: Acknowledge Sequence Enable bit

(when operating as I²C master, applicable during master receive)

- 1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
- 0 = Acknowledge sequence not in progress
- bit 3 **RCEN:** Receive Enable bit (when operating as I²C master)
 - 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte.
 - 0 = Receive sequence not in progress
- bit 2 **PEN:** Stop Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.
 - 0 = Stop condition not in progress
- bit 1 **RSEN:** Repeated Start Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
 - 0 = Repeated Start condition not in progress
- bit 0 **SEN:** Start Condition Enable bit (when operating as I²C master)
 - 1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.
 - 0 = Start condition not in progress

REGISTER 28-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER

- bit 9 STRGEN1: ADC1 Presynchronized Triggers bit
 - 1 = ADC1 uses presynchronized triggers
 - 0 = ADC1 does not use presynchronized triggers
- bit 8 STRGENO: ADC0 Presynchronized Triggers bit
 - 1 = ADC0 uses presynchronized triggers
 - 0 = ADC0 does not use presynchronized triggers
- bit 7-5 Unimplemented: Read as '0'
- bit 4 SSAMPEN4: ADC4 Synchronous Sampling bit
 - 1 = ADC4 uses synchronous sampling for the first sample after being idle or disabled
 - 0 = ADC4 does not use synchronous sampling
- bit 3 SSAMPEN3: ADC3 Synchronous Sampling bit
 - 1 = ADC3 uses synchronous sampling for the first sample after being idle or disabled
 - 0 = ADC3 does not use synchronous sampling
- bit 2 SSAMPEN2: ADC2Synchronous Sampling bit
 - 1 = ADC2 uses synchronous sampling for the first sample after being idle or disabled
 - 0 = ADC2 does not use synchronous sampling
- bit 1 SSAMPEN1: ADC1 Synchronous Sampling bit
 - 1 = ADC1 uses synchronous sampling for the first sample after being idle or disabled
 - 0 = ADC1 does not use synchronous sampling
- bit 0 SSAMPEN0: ADC0 Synchronous Sampling bit
 - 1 = ADC0 uses synchronous sampling for the first sample after being idle or disabled
 - 0 = ADC0 does not use synchronous sampling

REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	_	-	1		_	_	
23:16	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
23.10	_	WAKFIL	_	_	-	SEG	S2PH<2:0> ⁽¹	,4)	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	SEG2PHTS ⁽¹⁾ SAM ⁽²⁾		(SEG1PH<2:0:	>	PRSEG<2:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0	SJW<1:	0>(3)	BRP<5:0>						

Legend: HC = Hardware Clear S = Settable bit

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-23 Unimplemented: Read as '0'

bit 22 WAKFIL: CAN Bus Line Filter Enable bit

1 = Use CAN bus line filter for wake-up

0 = CAN bus line filter is not used for wake-up

bit 21-19 Unimplemented: Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits^(1,4)

111 = Length is 8 x TQ

•

•

•

000 = Length is 1 x TQ

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit⁽¹⁾

1 = Freely programmable

0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 SAM: Sample of the CAN Bus Line bit (2)

1 = Bus line is sampled three times at the sample point

0 = Bus line is sampled once at the sample point

bit 13-11 SEG1PH<2:0>: Phase Buffer Segment 1 bits(4)

111 = Length is 8 x TQ

•

•

•

 $000 = \text{Length is } 1 \times \text{TQ}$

Note 1: SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.

2: 3 Time bit sampling is not allowed for BRP < 2.

3: $SJW \leq SEG2PH$.

4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGISTER 29-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31) (CONTINUED)

bit 9 **TXHALFIF:** FIFO Transmit FIFO Half Empty Interrupt Flag bit⁽¹⁾

TXEN = 1: (FIFO configured as a Transmit Buffer)

 $1 = FIFO is \le half full$

0 = FIFO is > half full

TXEN = 0: (FIFO configured as a Receive Buffer)

Unused, reads '0'

bit 8 **TXEMPTYIF:** Transmit FIFO Empty Interrupt Flag bit⁽¹⁾

TXEN = 1: (FIFO configured as a Transmit Buffer)

1 = FIFO is empty

0 = FIFO is not empty, at least 1 message queued to be transmitted

TXEN = 0: (FIFO configured as a Receive Buffer)

Unused, reads '0'

bit 7-4 **Unimplemented:** Read as '0'

bit 3 RXOVFLIF: Receive FIFO Overflow Interrupt Flag bit

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

 $\overline{\text{TXEN}} = 0$: (FIFO configured as a Receive Buffer)

1 = Overflow event has occurred

0 = No overflow event occurred

bit 2 **RXFULLIF:** Receive FIFO Full Interrupt Flag bit⁽¹⁾

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = FIFO is full

0 = FIFO is not full

bit 1 RXHALFIF: Receive FIFO Half Full Interrupt Flag bit (1)

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = FIFO is ≥ half full

0 = FIFO is < half full

bit 0 RXNEMPTYIF: Receive Buffer Not Empty Interrupt Flag bit⁽¹⁾

TXEN = 1: (FIFO configured as a Transmit Buffer)

Unused, reads '0'

TXEN = 0: (FIFO configured as a Receive Buffer)

1 = FIFO is not empty, has at least 1 message

0 = FIFO is empty

Note 1: This bit is read-only and reflects the status of the FIFO.

TABLE 34-5: DEVICE ADC CALIBRATION SUMMARY

ess		•		Bits								3					
Virtual Address (BFC5_#)	be signed as 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 16/2							16/0	All Resets ⁽¹⁾								
4000	DEVADC0	31:16							AD	C Calibratio	n Data <31:	16>					xxxx
4000	DEVADOO	15:0		ADC Calibration Data <15:0>								xxxx					
4004	DEVADC1	31:16							AD	C Calibratio	n Data <31:	16>					xxxx
4004	DEVADOT	15:0		ADC Calibration Data <15:0>							xxxx						
4008	DEVADC2	31:16							AD	C Calibratio	n Data <31:	16>					xxxx
4006	DEVADOZ	15:0							ΑI	OC Calibration	on Data <15:	0>					xxxx
400C	DEVADC3	31:16							AD	C Calibratio	n Data <31:	16>					xxxx
400C	DE VADOS	15:0							ΑI	OC Calibration	on Data <15:	0>					xxxx
4010	DEVADC4	31:16							AD	C Calibratio	n Data <31:	16>					xxxx
4010	DE VADO4	15:0		ADC Calibration Data <15:0> xx							xxxx						
401C	DEVADC7	31:16							AD	C Calibratio	n Data <31:	16>					xxxx
401C	DEVADO	15:0							ΑI	OC Calibration	on Data <15:	0>					xxxx

Legend: x = unknown value on Reset.

Note 1: Reset values are dependent on the device variant.

REGISTER 34-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 3 Reserved: Write as '1'
- bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
 - 111 = Divide by 8
 - 110 = Divide by 7
 - 101 = Divide by 6
 - 100 = Divide by 5
 - 011 = Divide by 4
 - 010 = Divide by 3
 - 001 = Divide by 2
 - 000 = Divide by 1

REGISTER 34-9: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0
31:24	EBI RDYINV3	EBI RDYINV2	EBI RDYIN1	-	EBI RDYEN3	EBI RDYEN2	EBI RDYEN1	1
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
23:16	-	_	_	_	_	_	EBIRDYLVL	EBIRPEN
45.0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	_	_	EBIWEEN	EBIOEEN	_	_	EBIBSEN1	EBIBSEN0
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
7:0	EBICSEN3	EBICSEN2	EBICSEN1	EBICSEN0		1	EBIDEN1	EBIDEN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR 1' = Bit is set 0' = Bit is cleared 1' = Bit is unknown

bit 31 EBIRDYINV3: EBIRDY3 Inversion Control bit

1 = Invert EBIRDY3 pin before use

0 = Do not invert EBIRDY3 pin before use

bit 30 EBIRDYINV2: EBIRDY2 Inversion Control bit

1 = Invert EBIRDY2 pin before use

0 = Do not invert EBIRDY2 pin before use

bit 29 EBIRDYINV1: EBIRDY1 Inversion Control bit

1 = Invert EBIRDY1 pin before use

0 = Do not invert EBIRDY1 pin before use

bit 28 Unimplemented: Read as '0'

bit 27 EBIRDYEN3: EBIRDY3 Pin Enable bit

1 = EBIRDY3 pin is enabled for use by the EBI module

0 = EBIRDY3 pin is available for general use

bit 26 EBIRDYEN2: EBIRDY2 Pin Enable bit

1 = EBIRDY2 pin is enabled for use by the EBI module

0 = EBIRDY2 pin is available for general use

bit 25 EBIRDYEN1: EBIRDY1 Pin Enable bit

1 = EBIRDY1 pin is enabled for use by the EBI module

0 = EBIRDY1 pin is available for general use

bit 24-18 Unimplemented: Read as '0'

bit 17 EBIRDYLVL: EBIRDYx Pin Sensitivity Control bit

1 = Use level detect for EBIRDYx pins

0 = Use edge detect for EBIRDYx pins

bit 16 EBIRPEN: EBIRP Pin Sensitivity Control bit

 $1 = \overline{\mathsf{EBIRP}}$ pin is enabled for use by the EBI module

0 = EBIRP pin is available for general use

bit 15-14 Unimplemented: Read as '0'

bit 13 **EBIWEEN:** EBIWE Pin Enable bit

 $1 = \overline{\mathsf{EBIWE}}$ pin is enabled for use by the EBI module

0 = EBIWE pin is available for general use

Note: When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

TABLE 37-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS (CONTINUED)

DC CHA	OC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions ⁽¹⁾				
		Output High Voltage I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-RB2, RB4, RB6-RB7, RB11, RB13 RC12-RC15 RD0, RD6-RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8-RH13 RJ0-RJ2, RJ8, RJ9, RJ11	2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V				
DO20	Vон	Output High Voltage I/O Pins: 8x Source Driver Pins - RA0-RA2, RA4, RA5 RB3, RB5, RB8-RB10, RB12, RB14, RB15 RC1-RC4 RD1-RD5, RD9, RD10, RD12, RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF13 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7	2.4	_	_	V	IOH ≥ -15 mA, VDD = 3.3V				
		Output High Voltage I/O Pins: 12x Source Driver Pins - RA6, RA7 RE0-RE3 RF1 RG12-RG14	2.4	_	_	V	IOH ≥ -20 mA, VDD = 3.3V				

Note 1: Parameters are characterized, but not tested.

TABLE 37-34: SQI TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended						
Param. No.	Symbol	Characteristic ^(1,3)	Min.	Тур. ⁽²⁾	Max.	Units	Conditions			
SQ10	FCLK	Serial Clock Frequency (1/Tsq)	_	66	_	MHz	DMA mode Read, SPI mode 0			
			_	33	_	MHz	DMA mode Read, SPI mode 3			
				100	l	MHz	PIO mode Write			
SQ11	Тѕскн	Serial Clock High Time	5	_		ns	_			
SQ12	TSCKL	Serial Clock Low Time	5	_	1	ns	_			
SQ13	TSCKR	Serial Clock Rise Time		_	l	ns	See parameter DO31			
SQ14	TSCKF	Serial Clock Fall Time	_	_	_	ns	See parameter DO32			
SQ15	TCSS (TCES)	CS Active Setup Time	5	_	1	ns	_			
SQ16	TCSH (TCEH)	CS Active Hold Time	5	_		ns	_			
SQ17	Tchs	CS Not Active Setup Time	3	_	_	ns	_			
SQ18	Тснн	CS Not Active Hold Time	3	_	_	ns	_			
SQ22	TDIS	Data In Setup Time	6	_		ns	_			
SQ23	TDIH	Data In Hold Time	3	_	_	ns	_			
SQ24	TDOH	Data Out Hold	0	_	_	ns	_			
SQ25	TDOV	Data Out Valid	_	_	6	ns	_			

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Data in the Typical column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{3:} Assumes 10 pF load on all SQIx pins

TABLE 37-38: ADC MODULE SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)							
			Operating ter	mperature			C for Industrial CC for Extended			
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Conditions			
Device :	Supply									
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.1	_	Lesser of VDD + 0.3 or 3.6	V	_			
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V	_			
Referen	ce Inputs									
AD05	VREFH	Reference Voltage High	VREFL + 1.8	_	AVdd	V	(Note 1)			
AD06	VREFL	Reference Voltage Low	AVss	_	VREFH – 1.8	V	(Note 1)			
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	1.8	_	AVDD	V	(Note 2)			
AD08	IREF	Current Drain		102	_	μΑ	Per ADCx ('x' = 0-4, 7)			
Analog	Input									
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	_			
AD13	VINL	Absolute VINL Input Voltage	AVss	_	VREFL	V	_			
AD14	VINH	Absolute VINH Input Voltage	AVss	_	VREFH	V	_			
ADC Ac	curacy - N	Measurements with Exte	rnal VREF+/VI	REF-	•					
AD20c	Nr	Resolution	6	_	12	bits	Selectable 6, 8, 10, 12 Resolution Ranges			
AD21c	INL	Integral Nonlinearity	_	±3	_	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V			
AD22c	DNL	Differential Nonlinearity	_	±1	_	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V			
AD23c	GERR	Gain Error	_	±8	_	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V			
AD24c	EOFF	Offset Error	_	±2	_	LSb	VINL = AVSS = 0V, AVDD = 3.3V			
Dynami	c Perform	ance	<u> </u>		•	•				
AD31b	SINAD	Signal to Noise and Distortion	_	67	_	dB	Single-ended (Notes 2,3)			
AD34b	ENOB	Effective Number of bits	_	10.5	_	bits	(Notes 2,3)			

Note 1: These parameters are not characterized or tested in manufacturing.

^{2:} These parameters are characterized, but not tested in manufacturing.

^{3:} Characterized with a 1 kHz sine wave.

^{4:} The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

B.3 CPU

The CPU in PIC32MZ EC devices is the microAptiv[™] MPU architecture. The CPU in the PIC32MZ EF devices is the Series 5 Warrior M-Class M5150 MPU architecture. Most PIC32MZ EF M-Class core features are identical to the microAptiv[™] core in PIC32MZ EC devices. The main differences are that in PIC32MZ EF devices, a floating-point unit (FPU) is included for improved math performance, and PC Sampling for performance measurement.

B.4 System Bus

The system bus on PIC32MZ EF devices is similar to the system bus on PIC32MZ EC devices. There are two key differences listed in Table B-3.

TABLE B-3: SYSTEM BUS DIFFERENCES

PIC32MZ EC Feature	PIC32MZ EF Feature					
Permission Groups during NMI						
On PIC32MZ EC devices, the permission group in which the CPU is part of is lost during NMI handling, and must be manually restored.	On PIC32MZ EF devices, the prior permission group is preserved, and is restored when the CPU returns from the NMI handler.					
DMA A	DMA Access					
The DMA can access the peripheral registers on Peripheral Bus 1.	On PIC32MZ EF devices, the DMA no longer has access to registers on Peripheral Bus 1. Refer to Table 4-4 for details on which peripherals are now excluded.					

B.5 Flash Controller

The Flash controller on PIC32MZ EF devices adds the ability both to control boot Flash aliasing, and for locking the current swap settings. Table B-4 lists theses differences.

TABLE B-4: FLASH CONTROLLER DIFFERENCES

Aliasing On PIC32MZ EF devices, the initial Boot Flash aliasing is
On PIC32MZ FF devices, the initial Boot Flash aliasing is
(NVMCON<6>) reflects the state of the aliasing, and can be modified to change it during run-time.
BFSWAP (NVMCON<6>) 1 = Boot Flash Bank 2 is mapped to the lower boot alias, and Boot Flash bank 1 is mapped to the upper boot alias 0 = Boot Flash Bank 1 is mapped to the lower boot alias, and Boot Flash Bank 2 is mapped to the upper boot alias
Swap Locking
On PIC32MZ EF devices, a new control, SWAPLOCK<1:0> (NVMCON2<7:6>) allows the locking of PFSWAP and BFSWAP bits, and can restrict any further changes.
SWAPLOCK<1:0> (NVMCON2<7:6>) 11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable 10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable 01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable 00 = PFSWAP and BFSWAP are writable and SWAPLOCK is

M	CAN2 Register Summary 48	8
Memory Maps	Comparator56	
Devices with 1024 KB Program Memory and 256 KB	Comparator Voltage Reference57	'2
RAM63	Deadman Timer29)4
Devices with 1024 KB Program Memory and 512 KB	DEVCFG (Device Configuration Word Summary) 58	32
RAM64	Device ADC Calibration Summary 58	35
Devices with 2048 KB Program Memory65	Device ID, Revision, and Configuration Summary 58	34
Devices with 512 KB Program Memory62	Device Serial Number Summary 58	34
	DMA Channel 0-7 17	
Memory Organization	DMA CRC17	' 4
Layout	DMA Global 17	' 4
Microchip Internet Web Site	EBI38	34
MPLAB Assembler, Linker, Librarian	Ethernet Controller Register Summary	
MPLAB ICD 3 In-Circuit Debugger System609	Flash Controller	
MPLAB PM3 Device Programmer	I2C1 Through I2C5	
MPLAB REAL ICE In-Circuit Emulator System609	Input Capture 1-930	
MPLAB X Integrated Development Environment Software	Interrupt	
607	Oscillator Configuration	
MPLINK Object Linker/MPLIB Object Librarian608	Output Compare1-9	
0	Parallel Master Port	
Oscillator Configuration153	Peripheral Pin Select Input	
Output Compare309	Peripheral Pin Select Output	
D	PORTA	_
P	PORTB	
Packaging677	PORTC	
Details679	PORTD 260, 261, 26	
Marking677	PORTE 263, 26	
Parallel Master Port (PMP)369	PORTF 265, 26	
PICkit 3 In-Circuit Debugger/Programmer609	PORTG26	
Pinout I/O Descriptions	PORTH 269, 27	
ADC16	PORTJ271, 27	′2
Alternate Ethernet MII33	PORTK27	'3
Alternate Ethernet RMII33	Prefetch 17	'0
CAN31	Resets 11	0
Comparators and CVREF27	RTCC39	}2
EBI	SPI1 through SPI631	6
Ethernet MII	System Bus 7	'6
Ethernet RMII	System Bus Target 07	
External Interrupts	System Bus Target 1 7	
I2C	System Bus Target 108	
Input Capture18	System Bus Target 11 8	
JTAG, Trace, and Programming/Debugging35	System Bus Target 12 8	
Oscillator18	System Bus Target 13	
Output Compare	System Bus Target 2	
PMP 28	System Bus Target 3	
1 1111	System Bus Target 4	
Ports	System Bus Target 5	
Power, Ground, and Voltage Reference34		
SPI	System Bus Target 6	
SQI34		
Timers24	System Bus Target 8	
UART25	System Bus Target 9	
USB31	Timer1	
Power-on Reset (POR)	Timer1-Timer9	
and On-Chip Voltage Regulator603	UART1-636	
Power-Saving Features575	USB199, 20	
with CPU Running575	Watchdog Timer30)2
Prefetch Module169	Registers	
n	[pin name]R (Peripheral Pin Select Input) 28	31
R	ADCANCON (ADC Analog Warm-up Control Register)	
Random Number Generator (RNG)421	480	
Real-Time Clock and Calendar (RTCC)391	ADCBASE (ADC Base)47	'3
Register Map	ADCCMP1CON (ADC Digital Comparator 1 Contro	
ADEVCFG (Alternate Device Configuration Word Sum-	Register)	
mary)583	ADCCMPENx (ADC Digital Comparator 'x' Enable Reg	
CAN1 Register Summary 486	ister ('x' = 1 through 6))	

ADCCMPx (ADC Digital Comparator 'x' Limit Value Reg-	31)) 52
ister ('x' = 1 through 6))461	CiFIFOUAn (CAN FIFO User Address Register 'n' ('n'
ADCCMPxCON (ADC Digital Comparator 'x' Control	0-31))
Register ('x' = 1 through 6))469	CiFLTCON0 (CAN Filter Control Register 0) 50
ADCCON1 (ADC Control Register 1)437	CiFLTCON1 (CAN Filter Control Register 1) 50
ADCCON2 (ADC Control Register 2)440	CiFLTCON2 (CAN Filter Control Register 2) 50-
ADCCON3 (ADC Control Register 3)	CiFLTCON3 (CAN Filter Control Register 3) 50
ADCCSS1 (ADC Common Scan Select Register 1). 457	CiFLTCON4 (CAN Filter Control Register 4) 50
ADCCSS2 (ADC Common Scan Select Register 2). 458	CiFLTCON5 (CAN Filter Control Register 5) 51
ADCDATAx (ADC Output Data Register ('x' = 0 through	CiFLTCON6 (CAN Filter Control Register 6) 51
44))474	CiFLTCON7 (CAN Filter Control Register 7) 51-
ADCDSTAT1 (ADC Data Ready Status Register 1). 459	CiFSTAT (CAN FIFO Status)49
ADCDSTAT2 (ADC Data Ready Status Register 2). 459	CiRXFn (CAN Acceptance Filter 'n' Register 7 ('n' = 0
ADCEIEN1 (ADC Early Interrupt Enable Register 1) 477	31)) 51
ADCEIEN2 (ADC Early Interrupt Enable Register 2) 477	CiRXMn (CAN Acceptance Filter Mask 'n' Register ('n'
ADCEISTAT2 (ADC Early Interrupt Status Register 2)	0-3))49
479	CiRXOVF (CAN Receive FIFO Overflow Status) 49
ADCFLTRx (ADC Digital Filter 'x' Register ('x' = 1	CiTMR (CAN Timer)
through 6))462	CiTREC (CAN Transmit/Receive Error Count) 49
ADCGIRQEN1 (ADC Interrupt Enable Register 1) 456	CiVEC (CAN Interrupt Code)
ADCIMCON1 (ADC Input Mode Control Register 1) 447	CMSTAT (Comparator Control Register) 57
ADCIMCON2 (ADC Input Mode Control Register 2) 450	CMxCON (Comparator Control) 56
ADCIMCON3 (ADC Input Mode Control Register 3) 453	CNCONx (Change Notice Control for PORTx) 28
ADCIRQEN2 (ADC Interrupt Enable Register 2) 456	CONFIG (Configuration Register - CP0 Register 16, Se
ADCSYSCFG1 (ADC System Configuration Register 1)	lect 0)
483	CONFIG1 (Configuration Register 1 - CP0 Register 16
ADCSYSCFG2 (ADC System Configuration Register 2)	Select 1) 5.
483	CONFIG3 (Configuration Register 3 - CP0 Register 16
ADCTRG1 (ADC Trigger Source 1 Register)464	Select 3) 5
ADCTRG2 (ADC Trigger Source 2 Register) 465	CONFIG5 (Configuration Register 5 - CP0 Register 16
ADCTRG3 (ADC Trigger Source 3 Register)466	Select 5) 5
ADCTRGMODE (ADC Triggering Mode for Dedicated	CONFIG7 (Configuration Register 7 - CP0 Register 16
ADC)445	Select 7) 5
ADCTRGSNS (ADC Trigger Level/Edge Sensitivity) 475	CVRCON (Comparator Voltage Reference Control) 57:
ADCxCFG (ADCx Configuration Register 'x' ('x' = 1	DCHxCON (DMA Channel x Control)
through 6))	DCHxCPTR (DMA Channel x Cell Pointer)
ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0	DCHxCSIZ (DMA Channel x Cell-Size)
through 4))476	DCHxDAT (DMA Channel x Pattern Data)19
ALRMTIME (Alarm Time Value)399	DCHxDPTR (Channel x Destination Pointer) 19
BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3	DCHxDSA (DMA Channel x Destination
Register70	Start Address)
CEBDADDR (Crypto Engine Buffer Descriptor) 405	DCHxDSIZ (DMA Channel x Destination Size) 19
CEBDPADDR (Crypto Engine Buffer Descriptor Proces-	DCHxECON (DMA Channel x Event Control) 18
sor)405	DCHxINT (DMA Channel x Interrupt Control) 18
CECON (Crypto Engine Control) 404	DCHxSPTR (DMA Channel x Source Pointer) 19
CEHDLEN (Crypto Engine Header Length)411	DCHxSSA (DMA Channel x Source Start Address). 19
CEINTEN (Crypto Engine Interrupt Enable) 409	DCHxSSIZ (DMA Channel x Source Size) 19
CEINTSRC (Crypto Engine Interrupt Source) 408	DCRCCON (DMA CRC Control)
CEPOLLCON (Crypto Engine Poll Control)	DCRCDATA (DMA CRC Data)
CESTAT (Crypto Engine Status) 406	DCRCXOR (DMA CRCXOR Énable) 18
CETRLLEN (Crypto Engine Trailer Length) 411	DEVCFG0/ADEVCFG0 (Device Configuration Word 0)
CEVER (Crypto Engine Revision, Version, and ID) 403	587
CFGEBIA (External Bus Interface Address Pin Configu-	DEVCFG1/ADEVCFG1 (Device Configuration Word 1)
ration)597	589
CFGEBIC (External Bus Interface Control Pin Configura-	DEVCFG2/ADEVCFG2 (Device Configuration Word 2)
tion)598	592
CFGPG (Permission Group Configuration)	DEVCFG3/ADEVCFG3 (Device Configuration Word 3)
CiCFG (CAN Baud Rate Configuration)	594
CiCON (CAN Module Control)	DEVCP0/ADEVCP0 (Device Code-Protect 0) 58
CiFIFOBA (CAN Message Buffer Base Address) 517	DEVID (Device and Revision ID)60
CiFIFOCIn (CAN Module Message Index Register 'n' ('n'	DEVSIGN0/ADEVSIGN0 (Device Signature Word 0)
= 0-31))522	586
CiFIFOCONn (CAN FIFO Control Register 'n' ('n' = 0-	DMAADDR (DMA Address)
31))518	DMACON (DMA Controller Control)
CiFIFOINTn (CAN FIFO Interrupt Register 'n' ('n' = 0-	DMASTAT (DMA Status)
	· · · · · · · · · · · · · · · · · · ·