



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efk124-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong


TABLE 1:	PIC32MZ EF FAMILY FEATURES (CONTINUED)
----------	--

							Remap	pable I	Periph	erals						ıs	_									
Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Pins	Timers/ Capture/ Compare ⁽¹⁾	UART	SPI/I ² S	External Interrupts ⁽²⁾	CAN 2.0B	Crypto	RNG	DMA Channels (Programmable/ Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	l²C	PMP	EBI	SQI	RTCC	Ethernet	I/O Pins	JTAG	Trace
PIC32MZ1024EFG064											0	Ν	Υ	8/12												
PIC32MZ1024EFH064	1024										2	Ν	Υ	8/16												
PIC32MZ1024EFM064		512	64	TQFP,	160	34	9/9/9	6	4	5	2	Υ	Υ	8/18	24	2	Υ	4	Y	N	Υ	Υ	Υ	46	Υ	Y
PIC32MZ2048EFG064		312	04	QFN	160	34	9/9/9	O	4	5	0	Ν	Υ	8/12	24	2	ı	4	ı	IN	ı	1	ı	40	ī	1
PIC32MZ2048EFH064 ⁽³⁾	2048										2	Ν	Υ	8/16												
PIC32MZ2048EFM064											2	Υ	Υ	8/18												
PIC32MZ1024EFG100											0	N	Υ	8/12												
PIC32MZ1024EFH100	1024	512									2	N	Υ	8/16												
PIC32MZ1024EFM100			100	TQFP	160	51	9/9/9	6	6	5	2	Υ	Υ	8/18	40	2	Y	5	Υ	Y	Y	Υ	Υ	78	Υ	Y
PIC32MZ2048EFG100			2 100	IQIF	100	31	3/3/3	O	O	3	0	Ν	Υ	8/12	40	2	'	3	'	'	'	'	'	70	'	'
PIC32MZ2048EFH100 ⁽³⁾	2048										2	N	Υ	8/16												
PIC32MZ2048EFM100											2	Υ	Υ	8/18												
PIC32MZ1024EFG124											0	N	Υ	8/12												
PIC32MZ1024EFH124	1024										2	N	Υ	8/16												
PIC32MZ1024EFM124		512	124	VTLA	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	97	Υ	Y
PIC32MZ2048EFG124		012			100	00	0,0,0	ŭ	Ü		0	N	Υ	8/12	10	-	i i		·			Ċ	·	01	·	
PIC32MZ2048EFH124	2048										2	N	Υ	8/16												
PIC32MZ2048EFM124											2	Υ	Υ	8/18												
PIC32MZ1024EFG144											0	N	Υ	8/12												
PIC32MZ1024EFH144	1024										2	N	Υ	8/16												
PIC32MZ1024EFM144		512	144	LQFP,	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	120	Υ	Y
PIC32MZ2048EFG144		0.2		TQFP	100		3,0,0	Ĭ			0	N	Υ	8/12		-						•		.20	•	'
PIC32MZ2048EFH144 ⁽³⁾	2048										2	N	Υ	8/16												
PIC32MZ2048EFM144											2	Υ	Υ	8/18												

1: 2: 3: Note

Eight out of nine timers are remappable. Four out of five external interrupts are remappable. This device is available with a 252 MHz speed rating.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



Note 1: If the USB module is not used, this pin must be connected to Vss.

2: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than 1Ω and the inductor capacity greater than 10 mA.

Where:

$$f=\frac{FCNV}{2} \qquad \text{(i.e., ADC conversion rate/2)}$$

$$f=\frac{1}{(2\pi\sqrt{LC})}$$

$$L=\left(\frac{1}{(2\pi f\sqrt{C})}\right)^2$$

2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μ F to 47 μ F. This capacitor should be located as close to the device as possible.

2.3 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides for two specific device functions:


- Device Reset
- · Device programming and debugging

Pulling The MCLR pin low generates either a device Reset or a POR, depending on the setting of the SMCLR bit (DEVCFG0<15>). Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1: $\frac{470\Omega \leq R1 \leq 1 k\Omega \text{ will limit any current flowing into}}{\overline{MCLR}} \text{ from the external capacitor C, in the event of } \overline{MCLR} \text{ pin breakdown, due to Electrostatic Discharge}$ (ESD) or Electrical Overstress (EOS). Ensure that the $\overline{MCLR} \text{ pin VIH and VIL specifications are met without interfering with the Debug/Programmer tools.}$
 - 2: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during POR.
 - No pull-ups or bypass capacitors are allowed on active debug/program PGECx/PGEDx pins.

TABLE 4-7: SYSTEM BUS REGISTER MAP

SS											Bits								
Virtual Addre (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0540	ODEL AC	31:16	_	_	1	1	_	1	1	1	1	_	_	1	-	_	_		0000
0510	SBFLAG	15:0	_	_	T13PGV	T12PGV	T11PGV	T10PGV	T9PGV	T8PGV	T7PGV	T6PGV	T5PGV	T4PGV	T3PGV	T2PGV	T1PGV	T0PGV	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP

SS		_									Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
8020	SBT0ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_		_	_	_	_	0000
8020	SBIUELUGI	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
8024	SBT0ELOG2	31:16	_	_	_	_	_	_	_	I	_	I	1	I	_	_	_	1	0000
0024	3B10LLOG2	15:0	_	_	_	_	_	_	_	1	_	1	_	-	_	_	GROU	P<1:0>	0000
8028	SBT0ECON	31:16	_	_	_	_	_	_	_	ERRP	_		_		_	_	_		0000
0020	OBTOLOGIA	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
8030	SBT0ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ODTOLOLINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
8038	SBT0ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OBTOLOLINI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
8040	SBT0REG0	31:16								BA	SE<21:6>								xxxx
0040	OBTOREGO	15:0			BA	\SE<5:0>			PRI	-			SIZE<4:0:	>	,	_	_	_	xxxx
8050	SBT0RD0	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_		xxxx
0000	OBTORBO	15:0	_	_	_	_	_	_	_	-	_		_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8058	SBT0WR0	31:16	_	_	_	_	_	_	_	-	_		_		_	_	_		xxxx
0000	OBTOWN	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8060	SBT0REG1	31:16								BA	SE<21:6>								xxxx
0000	OBTORLEGT	15:0			B/	\SE<5:0>			PRI	-			SIZE<4:0:	>		_	_	_	xxxx
8070	SBT0RD1	31:16	_	_	_	_	_						_	_	_	_	_		xxxx
5570	0510101	15:0	_	_	_	_	_	_	_	_	_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8078	SBT0WR1	31:16	_	_	_	_	_						_	_	_	_	_		xxxx
5576	32.3WICI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxxx', please refer to Table 4-6 for the actual reset values.

9.1 Prefetch Control Registers

TABLE 9-1: PREFETCH REGISTER MAP

	0								Bi	s								s
Register Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
DDECON	31:16	_	_	_	_	_	PFMSECEN	_	_	-	_	_	_	_	_	_	_	0000
PRECON	15:0		-	_	_	_	-	-	_	_	_	PREFE	N<1:0>	_	Р	FMWS<2:0	>	0007
DDECTAT	31:16	_	_	_	_	PFMDED	PFMSEC	_	_	_	_	_	_	_	_	_	_	0000
PKESTAI	15:0	_	_	_	_	_	_	_	_	PFMSECCNT<7:0>						0000		
	PRECON	PRECON 31:16 15:0 PRESTAT 31:16	PRECON 31:16 — PRESTAT PRESTAT	PRESTAT PRE	## 31/15 30/14 29/13 PRECON 31:16	PRECON 23:16 — — — — — — — — — — — — — — — — — — —	## 31/15 30/14 29/13 28/12 27/11 PRECON 31:16 — — — — — — — — —	STATE STAT	PRECON 31:16 — — — — — — — — — — — — — — — — — — —	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 PRECON 31:16 — — — — — PFMSECEN — — — PRESTAT 31:16 — — — — PFMDED PFMSEC — —	Name	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 PRECON	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 PRECON 31:16 — — — — — PFMSECEN — — — — — PREFE PRESTAT 31:16 — — — — PFMDED PFMSEC — — — — — — — — — — — — — — — — — — —	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 PRECON	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 PRECON 15:0	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 PRECON 31:16	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 PRECON	No. No.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 10-5: DCRCDATA: DMA CRC DATA REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				DCRCDATA	A<31:24>			
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				DCRCDATA	A<23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				DCRCDAT	A<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				DCRCDA	ΓA<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCDATA<31:0>: CRC Data Register bits

Writing to this register will seed the CRC generator. Reading from this register will return the current value of the CRC. Bits greater than PLEN will return '0' on any read.

When CRCTYP (DCRCCON<15>) = 1 (CRC module is in IP Header mode):

Only the lower 16 bits contain IP header checksum information. The upper 16 bits are always '0'. Data written to this register is converted and read back in 1's complement form (i.e., current IP header checksum value).

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

Bits greater than PLEN will return '0' on any read.

REGISTER 10-6: DCRCXOR: DMA CRCXOR ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				DCRCXOR	<31:24>			
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				DCRCXOR	<23:16>			
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				DCRCXO	R<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				DCRCXO	R<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DCRCXOR<31:0>: CRC XOR Register bits

When CRCTYP (DCRCCON<15>) = $\underline{1}$ (CRC module is in IP Header mode):

This register is unused.

When CRCTYP (DCRCCON<15>) = 0 (CRC module is in LFSR mode):

- 1 = Enable the XOR input to the Shift register
- 0 = Disable the XOR input to the Shift register; data is shifted in directly from the previous stage in the register

15.0 DEADMAN TIMER (DMT)

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The primary function of the Deadman Timer (DMT) is to reset the processor in the event of a software malfunction. The DMT is a free-running instruction fetch timer, which is clocked whenever an instruction fetch occurs until a count match occurs. Instructions are not fetched when the processor is in Sleep mode.

The DMT consists of a 32-bit counter with a time-out count match value as specified by the DMTCNT<3:0> bits in the DEVCFG1 Configuration register.

A Deadman Timer is typically used in mission critical and safety critical applications, where any single failure of the software functionality and sequencing must be detected

Figure 15-1 shows a block diagram of the Deadman Timer module.

FIGURE 15-1: DEADMAN TIMER BLOCK DIAGRAM



REGISTER 16-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
31:24				WDTCLRI	<ey<15:8></ey<15:8>			
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
23:16				WDTCLR	KEY<7:0>			
45.0	R/W-y	U-0	U-0	R-y	R-y	R-y	R-y	R-y
15:8	ON ⁽¹⁾	_	_			RUNDIV<4:0)>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
7:0	_	_	_	_	_	_	_	WDTWINEN

Legend:y = Values set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 WDTCLRKEY: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value 0x5743 to this location using a single 16-bit write.

bit 15 **ON:** Watchdog Timer Enable bit⁽¹⁾

1 = The WDT is enabled 0 = The WDT is disabled

bit 14-13 Unimplemented: Read as '0'

bit 12-8 RUNDIV<4:0>: Watchdog Timer Postscaler Value bits

On reset, these bits are set to the values of the WDTPS<4:0> Configuration bits in DEVCFG1.

bit 7-1 Unimplemented: Read as '0'

bit 0 WDTWINEN: Watchdog Timer Window Enable bit

1 = Enable windowed Watchdog Timer0 = Disable windowed Watchdog Timer

Note 1: This bit only has control when the FWDTEN bit (DEVCFG1<23>) = 0.

REGISTER 19-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 5 MSTEN: Master Mode Enable bit
 - 1 = Master mode
 - 0 = Slave mode
- bit 4 **DISSDI:** Disable SDI bit⁽⁴⁾
 - 1 = SDI pin is not used by the SPI module (pin is controlled by PORT function)
 - 0 = SDI pin is controlled by the SPI module
- bit 3-2 **STXISEL<1:0>:** SPI Transmit Buffer Empty Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is not full (has one or more empty elements)
 - 10 = Interrupt is generated when the buffer is empty by one-half or more
 - 01 = Interrupt is generated when the buffer is completely empty
 - 00 = Interrupt is generated when the last transfer is shifted out of SPISR and transmit operations are complete
- bit 1-0 SRXISEL<1:0>: SPI Receive Buffer Full Interrupt Mode bits
 - 11 = Interrupt is generated when the buffer is full
 - 10 = Interrupt is generated when the buffer is full by one-half or more
 - 01 = Interrupt is generated when the buffer is not empty
 - 00 = Interrupt is generated when the last word in the receive buffer is read (i.e., buffer is empty)
- Note 1: This bit can only be written when the ON bit = 0. Refer to Section 37.0 "Electrical Characteristics" for maximum clock frequency requirements.
 - 2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - 3: When AUDEN = 1, the SPI/I²S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
 - 4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see Section 12.4 "Peripheral Pin Select (PPS)" for more information).

REGISTER 20-24: SQI1MEMSTAT: SQI MEMORY STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	STATPOS	STATTY	PE<1:0>	STATBY	ΓES<1:0>
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				STATDAT	A<7:0>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				STATCM	D<7:0>	_		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 Unimplemented: Read as '0'

bit 20 STATPOS: Status Bit Position in Flash bit

Indicates the BUSY bit position in the Flash Status register. This bit is added to support all Flash types (with BUSY bit at 0 and at 7).

1 = BUSY bit position is bit 7 in status register

0 = BUSY bit position is bit 0 in status register

bit 19-18 STATTYPE<1:0>: Status Command/Read Lane Mode bits

11 = Reserved

10 = Status command and read are executed in Quad Lane mode

01 = Status command and read are executed in Dual Lane mode

00 = Status command and read are executed in Single Lane mode

bit 17-16 STATBYTES<1:0>: Number of Status Bytes bits

11 = Reserved

10 = Status command/read is 2 bytes long

01 = Status command/read is 1 byte long

00 = Reserved

bit 15-8 STATDATA<7:0>: Status Data bits

These bits contain the status value of the Flash device

bit 7-0 **STATCMD<7:0>:** Status Command bits

The status check command is written into these bits

REGISTER 26-5: CESTAT: CRYPTO ENGINE STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	EF	RRMODE<2:0	>		ERROP<2:0>	>	ERRPHA	\SE<1:0>
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	_	_		BDSTAT	E<3:0>		START	ACTIVE
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15.6				BDCTRL	<15:8>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0				BDCTRL	_<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 ERRMODE<2:0>: Internal Error Mode Status bits

111 = Reserved

110 = Reserved

101 = Reserved

100 = Reserved 011 = CEK operation

010 = KEK operation

001 = Preboot authentication

000 = Normal operation

bit 28-26 ERROP<2:0>: Internal Error Operation Status bits

111 = Reserved

110 = Reserved

101 = Reserved

100 = Authentication

011 = Reserved

010 = Decryption

001 = Encryption

000 = Reserved

bit 25-24 ERRPHASE<1:0>: Internal Error Phase of DMA Status bits

11 = Destination data

10 = Source data

01 = Security Association (SA) access

00 = Buffer Descriptor (BD) access

bit 23-22 Unimplemented: Read as '0'

bit 21-18 BDSTATE<3:0>: Buffer Descriptor Processor State Status bits

The current state of the BDP:

1111 = Reserved

•

0111 = Reserved

0110 = SA fetch

0101 = Fetch BDP is disabled

0100 = Descriptor is done

0011 = Data phase

0010 = BDP is loading

0001 = Descriptor fetch request is pending

0000 = BDP is idle

bit 17 START: DMA Start Status bit

1 = DMA start has occurred

0 = DMA start has not occurred

REGISTER 28-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2 (CONTINUED)

bit 6 SIGN19: AN19 Signed Data Mode bit(1) 1 = AN19 is using Signed Data mode 0 = AN19 is using Unsigned Data mode bit 5 DIFF18: AN18 Mode bit 1 = AN18 is using Differential mode 0 = AN18 is using Single-ended mode bit 4 SIGN18: AN18 Signed Data Mode bit 1 = AN18 is using Signed Data mode 0 = AN18 is using Unsigned Data mode bit 3 DIFF17: AN17 Mode bit 1 = AN17 is using Differential mode 0 = AN17 is using Single-ended mode SIGN17: AN17 Signed Data Mode bit bit 2 1 = AN17 is using Signed Data mode 0 = AN17 is using Unsigned Data mode bit 1 DIFF16: AN16 Mode bit 1 = AN16 is using Differential mode 0 = AN16 is using Single-ended mode bit 0 SIGN16: AN16 Signed Data Mode bit 1 = AN16 is using Signed Data mode

Note 1: This bit is not available on 64-pin devices.

0 = AN16 is using Unsigned Data mode

REGISTER 28-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3 (CONTINUED)

- bit 16 SIGN40: AN40 Signed Data Mode bit(2) 1 = AN40 is using Signed Data mode 0 = AN40 is using Unsigned Data mode DIFF39: AN39 Mode bit⁽²⁾ bit 15 1 = AN39 is using Differential mode 0 = AN39 is using Single-ended mode bit 14 SIGN39: AN39 Signed Data Mode bit⁽²⁾ 1 = AN39 is using Signed Data mode 0 = AN39 is using Unsigned Data mode bit 13 DIFF38: AN38 Mode bit⁽²⁾ 1 = AN38 is using Differential mode 0 = AN38 is using Single-ended mode SIGN38: AN38 Signed Data Mode bit (2) bit 12 1 = AN38 is using Signed Data mode 0 = AN38 is using Unsigned Data mode DIFF37: AN37 Mode bit⁽²⁾ bit 11 1 = AN37 is using Differential mode 0 = AN37 is using Single-ended mode bit 10 SIGN37: AN37 Signed Data Mode bit⁽²⁾ 1 = AN37 is using Signed Data mode 0 = AN37 is using Unsigned Data mode DIFF36: AN36 Mode bit⁽²⁾ bit 9 1 = AN36 is using Differential mode 0 = AN36 is using Single-ended mode SIGN36: AN36 Signed Data Mode bit(2) bit 8 1 = AN36 is using Signed Data mode 0 = AN36 is using Unsigned Data mode bit 7 DIFF35: AN35 Mode bit⁽²⁾ 1 = AN35 is using Differential mode 0 = AN35 is using Single-ended mode SIGN35: AN35 Signed Data Mode bit(2) bit 6 1 = AN35 is using Signed Data mode 0 = AN35 is using Unsigned Data mode DIFF34: AN34 Mode bit⁽¹⁾ bit 5 1 = AN34 is using Differential mode 0 = AN34 is using Single-ended mode SIGN34: AN34 Signed Data Mode bit (1) bit 4 1 = AN34 is using Signed Data mode 0 = AN34 is using Unsigned Data mode DIFF33: AN33 Mode bit⁽¹⁾ bit 3 1 = AN33 is using Differential mode 0 = AN33 is using Single-ended mode SIGN33: AN33 Signed Data Mode bit (1) bit 2 1 = AN33 is using Signed Data mode 0 = AN33 is using Unsigned Data mode
 - ote 1: This bit is not available on 64-pin devices.
 - 2: This bit is not available on 64-pin and 100-pin devices.

REGISTER 29-19: CIFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0						
31.24				CiFIFOB	A<31:24>			
23:16	R/W-0	R/W-0						
23.16				CiFIFOB	A<23:16>			
15:8	R/W-0	R/W-0						
15.6				CiFIFOB	A<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0 ⁽¹⁾	R-0 ⁽¹⁾
7:0				CiFIFO	3A<7:0>			

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 CiFIFOBA<31:0>: CAN FIFO Base Address bits

These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Note that bits <1:0> are read-only and read '0', forcing the messages to be 32-bit word-aligned in device RAM.

Note 1: This bit is unimplemented and will always read '0', which forces word-alignment of messages.

Note:	This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0>
	(CiCON < 23:21 >) = 100).

30.0 ETHERNET CONTROLLER

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Ethernet Controller" (DS60001155) in the "PIC32 Family Reference Manual", which is

available from the Microchip web site

The Ethernet controller is a bus master module that interfaces with an off-chip Physical Layer (PHY) to implement a complete Ethernet node in a system.

(www.microchip.com/PIC32).


Key features of the Ethernet Controller include:

- Supports 10/100 Mbps data transfer rates
- Supports full-duplex and half-duplex operation

- · Supports RMII and MII PHY interface
- Supports MIIM PHY management interface
- Supports both manual and automatic Flow Control
- RAM descriptor-based DMA operation for both receive and transmit path
- · Fully configurable interrupts
- · Configurable receive packet filtering
 - CRC check
 - 64-byte pattern match
 - Broadcast, multicast and unicast packets
 - Magic Packet™
 - 64-bit hash table
 - Runt packet
- Supports packet payload checksum calculation
- Supports various hardware statistics counters

Figure 30-1 illustrates a block diagram of the Ethernet controller.

FIGURE 30-1: ETHERNET CONTROLLER BLOCK DIAGRAM



REGISTER 30-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
15.6	_	_			CWINDO'	W<5:0>		
7.0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
7:0	_	_	_	_		RETX<	<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 CWINDOW<5:0>: Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers).

8-bit accesses are not allowed and are ignored by the hardware.

36.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB® X IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM™ Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- · Device Programmers
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- · Third-party development tools

36.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac OS[®] X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- · Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window

Project-Based Workspaces:

- · Multiple projects
- Multiple tools
- · Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

TABLE 37-23: I/O TIMING REQUIREMENTS (CONTINUED)

AC CHARACTERISTICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)				
AC CHARACTERISTICS	Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				

	I				0	TOT EXICIT	1
Param. No.	Symbol	Characteristics ⁽²⁾	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions
		Port Output Fall Time I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-RB2, RB4, RB6-RB7, RB11, RB13 RC12-RC15 RD0, RD6-RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8-RH13 RJ0-RJ2, RJ8, RJ9, RJ11	_	_	9.5	ns	CLOAD = 50 pF
			ı	_	6	ns	CLOAD = 20 pF
		Port Output Fall Time I/O Pins: 8x Source Driver Pins - RA0-RA2, RA4, RA5 RB3, RB5, RB8-RB10, RB12, RB14, RB15 RC1-RC4	-	_	8	ns	CLOAD = 50 pF
	RD1-RD5, RD9, RD10, RD12, RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF13 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7	ĺ		6	ns	CLOAD = 20 pF	
		Port Output Fall Time I/O Pins: 12x Source Driver Pins - RA6, RA7	_	_	3.5	ns	CLOAD = 50 pF
		RE0-RE3 RF1 RG12-RG14	_	_	2	ns	CLOAD = 20 pF
DI35	TINP	INTx Pin High or Low Time	5	_	_	ns	_
DI40	TRBP	CNx High or Low Time (input)	5	_		ns	_

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

^{2:} This parameter is characterized, but not tested in manufacturing.

FIGURE 37-18: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 37-19: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 37-36: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				
Param. No.	Symbol Characteristics		Min.	Max.	Units	Conditions	
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μs	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	1.3		μs	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5		μs	_
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μs	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	0.6	_	μs	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	_	μs	_

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature				
Fail-Safe Clock Monitor (FSCM)					
On PIC32MX devices, the internal FRC became the clock source on a failure of the clock source.	On PIC32MZ EF devices, a separate internal Backup FRC (BFRC) becomes the clock source upon a failure at the clock source.				
On PIC32MX devices, a clock failure resulted in the triggering of a specific interrupt when the switchover was complete.	On PIC32MZ EF devices, a NMI is triggered instead, and must be handled by the NMI routine.				
FSCM generates an interrupt.	FSCM generates a NMI.				
	The definitions of the FCKSM<1:0> bits has changed on PIC32MZ EF devices.				
FCKSM<1:0> (DEVCFG1<15:14>) 1x = Clock switching is disabled, FSCM is disabled 01 = Clock switching is enabled, FSCM is disabled 00 = Clock switching is enabled, FSCM is enabled	FCKSM<1:0> (DEVCFG1<15:14>) 11 = Clock switching is enabled and clock monitoring is enabled 10 = Clock switching is disabled and clock monitoring is enabled 01 = Clock switching is enabled and clock monitoring is disabled 00 = Clock switching is disabled and clock monitoring is disabled				
On PIC32MX devices, the CF (OSCCON<3>) bit indicates a clock failure. Writing to this bit initiates a FSCM event.	On PIC32MZ EF devices, the CF (OSCCON<3>) bit has the same functionality as that of PIC32MX device; however, an additional CF(RNMICON<1>) bit is available to indicate a NMI event. Writing to this bit causes a NMI event, but not a FSCM event.				
On PIC32MX devices, the CLKLOCK (OSCCON<7>) bit is controlled by the FSCM.	On PIC32MZ EF devices, the CLKLOCK (OSCCON<7>) bit is not impacted by the FSCM.				
CLKLOCK (OSCCON<7>)	CLKLOCK (OSCCON<7>)				
If clock switching and monitoring is disabled (FCKSM<1:0> = 1x): 1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified	1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified				
If clock switching and monitoring is enabled (FCKSM<1:0> = $0x$): Clock and PLL selections are never locked and may be modified.					

Table A-2 illustrates the difference in code setup of the respective parts for maximum speed using an external 24 MHz crystal.

TABLE A-2: CODE DIFFERENCES FOR MAXIMUM SPEED USING AN EXTERNAL 24 MHz CRYSTAL

PIC32MX5XX/6XX/7XX @ 80 Hz	PIC32MZ EF @ 200 MHz
#include <xc.h></xc.h>	<pre>#include <xc.h></xc.h></pre>
#pragma config POSCMOD = HS	#pragma config POSCMOD = HS
#pragma config FNOSC = PRIPLL	<pre>#pragma config FNOSC = SPLL</pre>
	<pre>#pragma config FPLLICLK = PLL_POSC</pre>
<pre>#pragma config FPLLIDIV = DIV_6</pre>	<pre>#pragma config FPLLIDIV = DIV_3</pre>
	<pre>#pragma config FPLLRNG = RANGE_5_10_MHZ</pre>
<pre>#pragma config FPLLMUL = MUL_20</pre>	<pre>#pragma config FPLLMULT = MUL_50</pre>
<pre>#pragma config FPLLODIV = DIV_1</pre>	<pre>#pragma config FPLLODIV = DIV_2</pre>
#define SYSFREQ (8000000L)	#define SYSFREQ (20000000L)

TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
37.0 "Electrical Characteristics"	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6).
	The DC Characteristics: Idle Current (IIDLE) and Note 4 were updated (see Table 37-7).
	Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8).
	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16).
	The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21).
	Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31).
	The Temperature Sensor Specifications were updated (see Table 37-41).
38.0 "Extended Temperature Electrical Characteristics"	New chapter for Extended Temperature devices was added.
39.0 "AC and DC Characteristics Graphs"	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).
40.0 "Packaging Information"	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF"	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).