



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M-Class   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 180MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT                                   |
| Number of I/O              | 120   |
| Program Memory Size        | 512KB (512K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 128K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V   |
| Data Converters            | A/D 48x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-TFBGA   |
| Supplier Device Package    | 144-TFBGA (7x7)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz0512efk144-e-jwx |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Table of Contents**

| 1.0   | Device Overview   | 15  |
|-------|---|-----|
| 2.0   | Guidelines for Getting Started with 32-bit Microcontrollers                                 | 37  |
| 3.0   | CPU   | 43  |
| 4.0   | Memory Organization   | 61  |
| 5.0   | Flash Program Memory  | 99  |
| 6.0   | Resets  | 109 |
| 7.0   | CPU Exceptions and Interrupt Controller   | 115 |
| 8.0   | Oscillator Configuration  | 153 |
| 9.0   | Prefetch Module   | 169 |
| 10.0  | Direct Memory Access (DMA) Controller   | 173 |
| 11.0  | Hi-Speed USB with On-The-Go (OTG)   | 197 |
| 12.0  | I/O Ports   | 247 |
| 13.0  | Timer1  | 283 |
| 14.0  | Timer2/3, Timer4/5, Timer6/7, and Timer8/9  | 287 |
| 15.0  | Deadman Timer (DMT)   | 293 |
| 16.0  | Watchdog Timer (WDT)  | 301 |
|       | Input Capture   |     |
| 18.0  | Output Compare  | 309 |
| 19.0  | Serial Peripheral Interface (SPI) and Inter-IC Sound (I <sup>2</sup> S)                     | 315 |
| 20.0  | Serial Quad Interface (SQI)   | 325 |
| 21.0  | Inter-Integrated Circuit (I <sup>2</sup> C)   | 353 |
| 22.0  | Universal Asynchronous Receiver Transmitter (UART)  | 361 |
| 23.0  | Parallel Master Port (PMP)  | 369 |
| 24.0  | External Bus Interface (EBI)  | 383 |
| 25.0  | Real-Time Clock and Calendar (RTCC)   | 391 |
| 26.0  | Crypto Engine   | 401 |
| 27.0  | Random Number Generator (RNG)   | 421 |
|       | 12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) |     |
| 29.0  | Controller Area Network (CAN)   | 485 |
| 30.0  | Ethernet Controller   | 523 |
| 31.0  | Comparator  | 567 |
| 32.0  | Comparator Voltage Reference (CVREF)  | 571 |
| 33.0  | Power-Saving Features   | 575 |
| 34.0  | Special Features  | 581 |
| 35.0  | Instruction Set   | 605 |
| 36.0  | Development Support   | 607 |
| 37.0  | Electrical Characteristics  | 611 |
| 38.0  | Extended Temperature Electrical Characteristics   | 663 |
| 39.0  | 252 MHz Electrical Characteristics  | 669 |
| 40.0  | AC and DC Characteristics Graphs  | 675 |
| 41.0  | Packaging Information   | 677 |
| The I | Microchip Web Site  | 733 |
|       | omer Change Notification Service  |     |
|       | omer Support  |     |
| Prod  | uct Identification System   | 734 |

#### 1.0 DEVICE OVERVIEW

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This data sheet contains device-specific information for PIC32MZ EF devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MZ EF family of devices.

Table 1-21 through Table 1-22 list the pinout I/O descriptions for the pins shown in the device pin tables (see Table 2 through Table 5).

FIGURE 1-1: PIC32MZ EF FAMILY BLOCK DIAGRAM




TABLE 1-7: TIMER1 THROUGH TIMER9 AND RTCC PINOUT I/O DESCRIPTIONS

|                    |                        | Pin Nu          | mber            |                          |             |                |                                      |  |  |
|--------------------|------------------------|-----------------|-----------------|--------------------------|-------------|----------------|--------------------------------------|--|--|
| Pin Name           | 64-pin<br>QFN/<br>TQFP | 100-pin<br>TQFP | 124-pin<br>VTLA | 144-pin<br>TQFP/<br>LQFP | Pin<br>Type | Buffer<br>Type | Description                          |  |  |
|                    |                        |                 |                 | Т                        | imer1 thr   | ough Timer     | 9                                    |  |  |
| T1CK               | 48                     | 73              | A49             | 106                      | I           | ST             | Timer1 External Clock Input          |  |  |
| T2CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer2 External Clock Input          |  |  |
| T3CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer3 External Clock Input          |  |  |
| T4CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer4 External Clock Input          |  |  |
| T5CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer5 External Clock Input          |  |  |
| T6CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer6 External Clock Input          |  |  |
| T7CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer7 External Clock Input          |  |  |
| T8CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer8 External Clock Input          |  |  |
| T9CK               | PPS                    | PPS             | PPS             | PPS                      | I           | ST             | Timer9 External Clock Input          |  |  |
|                    | •                      |                 | Real-           | Time Clo                 | ck and Cale | endar          |                                      |  |  |
| RTCC 46 71 A48 104 |                        |                 |                 | 104                      | 0           | _              | Real-Time Clock Alarm/Seconds Output |  |  |

egend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output P = Power I = Input

PPS = Peripheral Pin Select

| П         |
|-----------|
| $\approx$ |
| ര്        |
| 3         |
| ×         |
| $_{\sim}$ |
| 0         |
|           |
| $\sim$    |
| _         |
| ω         |
| Ňì        |
|           |
|           |
|           |
| ĭ         |
| Þ         |
| ğ         |
| ğ         |
| )D-pa     |
| -ba       |
| )D-pag    |
| -ba       |
| )-page    |
| -ba       |
| )-page    |
| )-page    |
| )-page    |

TABLE 4-12: SYSTEM BUS TARGET 4 REGISTER MAP

| ess                         |                  |           |       |       |       |          |          |       |       |      | Bits     |       |          |      |        |        |         |        |               |
|-----------------------------|------------------|-----------|-------|-------|-------|----------|----------|-------|-------|------|----------|-------|----------|------|--------|--------|---------|--------|---------------|
| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12    | 27/11    | 26/10 | 25/9  | 24/8 | 23/7     | 22/6  | 21/5     | 20/4 | 19/3   | 18/2   | 17/1    | 16/0   | All<br>Resets |
| 9020                        | SBT4ELOG1        | 31:16     | MULTI | _     | _     | _        |          | CODE  | <3:0> |      |          | _     | _        | _    | _      | _      | _       | _      | 0000          |
| 3020                        | 3B14EE001        | 15:0      |       |       |       | INIT     | ΓID<7:0> |       |       |      |          | REGIO | N<3:0>   |      | _      | С      | MD<2:0> |        | 0000          |
| 9024                        | SBT4ELOG2        | 31:16     | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | _       | _      | 0000          |
| 3024                        | 3B14EE002        | 15:0      | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | GROU    | P<1:0> | 0000          |
| 9028                        | SBT4ECON         | 31:16     | _     | _     | _     | _        | _        | _     | _     | ERRP | _        | _     | _        | _    | _      | _      | _       | _      | 0000          |
| 3020                        | OBTALOGIV        | 15:0      | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | _       | _      | 0000          |
| 9030                        | SBT4ECLRS        | 31:16     | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | _       | _      | 0000          |
| 0000                        | OBT TEOERIO      | 15:0      | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | _       | CLEAR  | 0000          |
| 9038                        | SBT4ECLRM        | 31:16     | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | _       | _      | 0000          |
| 0000                        | OD I IEOLIU      | 15:0      | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | —      | _      | _       | CLEAR  | 0000          |
| 9040                        | SBT4REG0         | 31:16     |       |       |       |          |          |       |       | BA   | SE<21:6> |       |          |      |        |        | 1       | 1      | xxxx          |
|                             |                  | 15:0      |       |       | BA    | \SE<5:0> |          | ı     | PRI   |      |          | ı     | SIZE<4:0 | >    | 1      | _      | _       | _      | xxxx          |
| 9050                        | SBT4RD0          | 31:16     | _     |       | _     | _        |          |       |       |      | _        | _     | _        | _    | _      | _      | _       | _      | xxxx          |
|                             |                  | 15:0      | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | GROUP3 | GROUP2 | GROUP1  | GROUP0 | xxxx          |
| 9058                        | SBT4WR0          | 31:16     | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      | _       | _      | xxxx          |
|                             |                  | 15:0      | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | GROUP3 | GROUP2 | GROUP1  | GROUP0 |               |
| 9080                        | SBT4REG2         | 31:16     |       |       |       |          |          |       |       |      | SE<21:6> |       |          |      |        | 1      | 1       |        | xxxx          |
|                             |                  | 15:0      |       |       | BA    | \SE<5:0> |          |       | PRI   | _    |          |       | SIZE<4:0 | >    |        | _      |         | _      | xxxx          |
| 9090                        | SBT4RD2          | 31:16     | _     | _     | _     | _        | _        | _     | _     | _    | _        | _     | _        | _    | _      | _      |         | _      | xxxx          |
|                             |                  | 15:0      | _     | _     | _     |          |          |       |       |      |          |       |          |      | GROUP3 | GROUP2 | GROUP1  |        |               |
| 9098                        | SBT4WR2          | 31:16     | _     | _     |       |          |          |       |       |      |          |       |          |      | -      | -      | -       | _      | xxxx          |
| 1                           |                  | 15:0      |       | _     | _     | —        | _        | _     | _     | _    | _        | _     | _        | _    | GROUP3 | GROUP2 | GROUP1  | GROUP0 | XXXX          |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 7-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

W = Writable bit

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24        | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 31.24        | _                 | _                 |                   |                   | IP3<2:0>          |                   | IS3<             | 1:0>             |
| 23:16        | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 23.10        | _                 | _                 | _                 |                   | IP2<2:0>          |                   | IS2<             | 1:0>             |
| 15:8         | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 15.6         | _                 | _                 | _                 |                   | IP1<2:0>          |                   | IS1<             | 1:0>             |
| 7:0          | U-0               | U-0               | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7.0          | _                 | _                 | _                 |                   | IP0<2:0>          |                   | IS0<             | 1:0>             |

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

-n = Value at POR '1' = Bit is set

bit 31-29 **Unimplemented:** Read as '0' bit 28-26 **IP3<2:0>:** Interrupt Priority bits

111 = Interrupt priority is 7

•

Legend:

R = Readable bit

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 25-24 IS3<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 23-21 Unimplemented: Read as '0'

bit 20-18 IP2<2:0>: Interrupt Priority bits

111 = Interrupt priority is 7

•

010 = Interrupt priority is 2

001 = Interrupt priority is 1

000 = Interrupt is disabled

bit 17-16 IS2<1:0>: Interrupt Subpriority bits

11 = Interrupt subpriority is 3

10 = Interrupt subpriority is 2

01 = Interrupt subpriority is 1

00 = Interrupt subpriority is 0

bit 15-13 Unimplemented: Read as '0'

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-2 for the exact bit definitions.

#### REGISTER 8-5: REFOXTRIM: REFERENCE OSCILLATOR TRIM REGISTER ('x' = 1-4)

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 31:24        |                   |                   |                   | ROTRIN            | Л<8:1>            |                   |                  |                  |
| 22.40        | R/W-0             | R-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23:16        | ROTRIM<0>         | _                 | _                 | _                 | _                 | _                 | _                | _                |
| 45.0         | U-0               | R-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 15:8         | _                 | _                 | _                 | _                 | _                 | -                 | _                | _                |
| 7.0          | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 7:0          | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

111111111 = 511/512 divisor added to RODIV value 111111110 = 510/512 divisor added to RODIV value

.

•

100000000 = 256/512 divisor added to RODIV value

•

•

000000010 = 2/512 divisor added to RODIV value 000000001 = 1/512 divisor added to RODIV value

000000000 = 0 divisor added to RODIV value

#### bit 22-0 Unimplemented: Read as '0'

- Note 1: While the ON bit (REFOxCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.
  - 2: Do not write to this register when the ON bit (REFOxCON<15>) is not equal to the ACTIVE bit (REFOxCON<8>).
  - 3: Specified values in this register do not take effect if RODIV<14:0> (REFOxCON<30:16>) = 0.

| TABLE 10-3: | DMA CHANNEL | <b>0 THROUGH CHANNEL</b> | 7 REGISTER MAP |
|-------------|-------------|--------------------------|----------------|
| IADEE IV-J. |             | O IIIIXOOOII OIIAINILE   |                |

| ess                         |                                 |               |                 |          |             |           |                 |            |            | Bit       | s      |        |        |        |        |        |         |          | "          |
|-----------------------------|---------------------------------|---------------|-----------------|----------|-------------|-----------|-----------------|------------|------------|-----------|--------|--------|--------|--------|--------|--------|---------|----------|------------|
| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range     | 31/15           | 30/14    | 29/13       | 28/12     | 27/11           | 26/10      | 25/9       | 24/8      | 23/7   | 22/6   | 21/5   | 20/4   | 19/3   | 18/2   | 17/1    | 16/0     | All Resets |
|                             | BOLLOOON                        | 31:16         | •               |          | •           | CHPIG     | N<7:0>          |            | •          | •         | _      | _      | _      | _      | _      | _      | _       | _        | 0000       |
| 1060                        | DCH0CON                         | 15:0          | CHBUSY          | _        | CHPIGNEN    | _         | CHPATLEN        | _          | _          | CHCHNS    | CHEN   | CHAED  | CHCHN  | CHAEN  | _      | CHEDET | CHPR    | I<1:0>   | 0000       |
| 1070                        | DCH0ECON                        | 31:16         | _               | _        | _           | _         | _               | _          | _          | _         |        |        |        | CHAIR  | Q<7:0> |        |         |          | 00FF       |
| 1070                        | DOI IOLOGIA                     | 15:0          |                 |          |             | CHSIR     | Q<7:0>          |            |            |           | CFORCE |        | PATEN  | SIRQEN | AIRQEN | _      | _       |          | FF00       |
| 1080                        | DCH0INT                         | 31:16         | _               |          | _           |           | _               |            | _          | _         | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE  | CHERIE   | 0000       |
| 1000                        | DOMONY                          | 15:0          | _               | _        | _           | _         | _               | _          | _          | _         | CHSDIF | CHSHIF | CHDDIF | CHDHIF | CHBCIF | CHCCIF | CHTAIF  | CHERIF   | 0000       |
| 1090                        | DCH0SSA                         | 31:16<br>15:0 |                 |          |             |           |                 |            |            | CHSSA     | <31:0> |        |        |        |        |        |         |          | 0000       |
| 10A0                        | DCH0DSA                         | 31:16<br>15:0 |                 |          |             |           |                 |            |            | CHDSA     | <31:0> |        |        |        |        |        |         |          | 0000       |
| 4000                        | DOLLOCOLZ                       | 31:16         | _               | _        | _           | _         | _               | _          | _          | _         | _      | _      | _      | _      | _      | _      | _       | _        | 0000       |
| 1080                        | DCH0SSIZ                        | 15:0          |                 |          |             |           |                 |            |            | CHSSIZ    | <15:0> |        |        |        |        |        |         |          | 0000       |
| 1000                        | DCHODGIZ                        | 31:16         | _               | _        | _           | _         | _               | _          | _          | _         | _      | _      | _      | _      | _      | _      | _       | _        | 0000       |
| 1000                        | DCH0DSIZ                        | 15:0          |                 |          |             |           |                 |            |            | CHDSIZ    | <15:0> |        |        |        |        |        |         |          | 0000       |
| 1000                        | DCH0SPTR                        | 31:16         | _               | _        | _           | _         | _               | _          | _          | _         | -      | _      | _      | _      | _      | _      | _       | _        | 0000       |
| 1000                        | DCHOSFIK                        | 15:0          |                 |          |             |           |                 |            |            | CHSPTR    | <15:0> |        |        |        |        |        |         |          | 0000       |
| 10F0                        | DCH0DPTR                        | 31:16         | _               |          | _           |           | _               |            | _          | _         | _      | _      | _      | _      | _      | _      | _       |          | 0000       |
| 1020                        | DOTIODI TIX                     | 15:0          |                 |          |             |           |                 |            |            | CHDPTR    | <15:0> |        |        |        |        |        |         |          | 0000       |
| 10F0                        | DCH0CSIZ                        | 31:16         | _               | _        | _           | _         | _               | _          | _          | _         | _      | _      | _      | _      | _      | _      | _       | _        | 0000       |
| . 0. 0                      | 201.000.2                       | 15:0          |                 |          |             |           | 1               |            | 1          | CHCSIZ    | <15:0> | 1      | I      | I      | I      | 1      |         |          | 0000       |
| 1100                        | DCH0CPTR                        | 31:16         | _               | _        | _           | _         | _               |            | _          |           |        | _      | _      | _      | _      | _      | _       | _        | 0000       |
|                             |                                 | 15:0          |                 |          |             |           | 1               |            | 1          | CHCPTR    | <15:0> | 1      |        |        |        | ı      |         |          | 0000       |
| 1110                        | DCH0DAT                         | 31:16         | _               | _        | _           |           | _               |            | _          | OLIDDAT   |        | _      | _      | _      | _      | _      | _       | _        | 0000       |
|                             |                                 | 15:0          |                 |          |             |           |                 |            |            | CHPDAT    | <15:0> |        |        |        |        |        |         |          | 0000       |
| 1120                        | DCH1CON                         | 31:16         |                 |          |             | CHPIG     |                 |            |            | T =       |        |        |        |        |        |        | _       |          | 0000       |
|                             |                                 | 15:0          | CHBUSY          |          | CHPIGNEN    |           | CHPATLEN        |            |            | CHCHNS    | CHEN   | CHAED  | CHCHN  | CHAEN  |        | CHEDET | CHPR    | I<1:0>   | 0000       |
| 1130                        | DCH1ECON                        | 31:16         | _               | _        | _           | _         |                 |            | _          | _         | 050005 | CARORT | DATEN  | CHAIR  |        |        |         |          | 00FF       |
|                             |                                 | 15:0          |                 |          |             | CHSIR     | Q<7:0>          |            |            |           | CFORCE | CABORT | PATEN  | SIRQEN | AIRQEN |        | CLITAIE | - CHEDIE | FF00       |
| 1140                        | DCH1INT                         | 31:16         | _               |          | _           |           | _               |            | _          | _         | CHSDIE | CHSHIE | CHDDIE | CHDHIE | CHBCIE | CHCCIE | CHTAIE  | CHERIE   | 0000       |
|                             |                                 | 15:0          | _               | _        | _           | _         | _               | _          | _          |           | CHODIF | CHOULE | CHDDIF | CUDUIL | CHBCIF | CHCCIF | CHIAIF  | CHEKIF   | 0000       |
| 1150                        | DCH1SSA                         | 31:16<br>15:0 | ( HSSA > 31.0 \ |          |             |           |                 |            |            |           |        |        |        |        |        |        |         |          |            |
|                             |                                 | 31:16         |                 |          |             |           |                 |            |            |           |        |        |        |        |        |        |         |          | 0000       |
| 1160                        | DCH1DSA                         | 15:0          |                 |          |             |           |                 |            |            | CHDSA     | <31:0> |        |        |        |        |        |         |          | 0000       |
| Leger                       |                                 |               | . value en D    | looot: - | unimplement | od rood o | s '0'. Reset va | duos oro s | hown in ho | vodooimal |        |        |        |        |        |        |         |          | 12200      |

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

#### REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 0 **SESSION:** Active Session Control/Status bit

#### 'A' device:

- 1 = Start a session
- 0 = End a session

#### 'B' device:

- 1 = (Read) Session has started or is in progress, (Write) Initiate the Session Request Protocol
- 0 = When USB module is in Suspend mode, clearing this bit will cause a software disconnect

Clearing this bit when the USB module is not suspended will result in undefined behavior.

# REGISTER 11-29: USBLPMR2: USB LINK POWER MANAGEMENT CONTROL REGISTER 2 (CONTINUED)

bit 0 LPMSTIF: LPM STALL Interrupt Flag bit

When in Device mode:

- 1 = A LPM transaction was received and the USB Module responded with a STALL
- 0 = No Stall condition

#### When in Host mode:

- 1 = A LPM transaction was transmitted and the device responded with a STALL
- 0 = No Stall condition

#### 12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

#### 12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 12-2, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-2.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX



# 14.0 TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14.** "Timers" (DS60001105) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MZ EF family of devices features eight synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events.

The following modes are supported:

- Synchronous internal 16-bit timer
- · Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Four 32-bit synchronous timers are available by combining Timer2 with Timer3, Timer4 with Timer5, Timer6 with Timer7, and Timer8 with Timer9.


The 32-bit timers can operate in one of three modes:

- · Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer

#### 14.1 Additional Supported Features

- · Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 through Timer7 only)
- ADC event trigger (Timer3 and Timer5 only)
- Fast bit manipulation using CLR, SET, and INV registers

FIGURE 14-1: TIMER2 THROUGH TIMER9 BLOCK DIAGRAM (16-BIT)



#### REGISTER 23-2: PMMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

```
bit 5-2 WAITM<3:0>: Data Read/Write Strobe Wait States bits<sup>(1)</sup>

1111 = Wait of 16 TPBCLK2

•

00001 = Wait of 2 TPBCLK2
0000 = Wait of 1 TPBCLK2 (default)

bit 1-0 WAITE<1:0>: Data Hold After Read/Write Strobe Wait States bits<sup>(1)</sup>

11 = Wait of 4 TPBCLK2
10 = Wait of 3 TPBCLK2
01 = Wait of 2 TPBCLK2
00 = Wait of 1 TPBCLK2 (default)

For Read operations:
11 = Wait of 3 TPBCLK2
10 = Wait of 2 TPBCLK2
```

- Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK2 cycle for a write operation; WAITB = 1 TPBCLK2 cycle, WAITE = 0 TPBCLK2 cycles for a read operation.
  - 2: Address bits 14 and 15 are is not subject to auto-increment/decrement if configured as Chip Select.
  - 3: The PMD<15:8> bits are not active is the MODE16 bit = 1.

01 = Wait of 1 TPBCLK2

00 = Wait of 0 TPBCLK2 (default)

#### REGISTER 30-2: ETHCON2: ETHERNET CONTROLLER CONTROL REGISTER 2

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24     | _                 | _                 | _                 | _                 | _                 |                   | _                |                  |
| 23:16     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10     | _                 | _                 | _                 | _                 | _                 |                   | _                | _                |
| 15:8      | U-0               | U-0               | U-0               | U-0               | U-0               | R/W-0             | R/W-0            | R/W-0            |
| 13.6      | _                 | _                 | _                 | _                 | -                 | R                 | XBUFSZ<6:        | 4>               |
| 7:0       | R/W-0             | R/W-0             | R/W-0             | R/W-0             | U-0               | U-0               | U-0              | U-0              |
| 7.0       |                   | RXBUF             | SZ<3:0>           |                   | _                 | 1                 | _                | _                |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-4 RXBUFSZ<6:0>: RX Data Buffer Size for All RX Descriptors (in 16-byte increments) bits

1111111 = RX data Buffer size for descriptors is 2032 bytes

•

•

•

1100000 = RX data Buffer size for descriptors is 1536 bytes

•

•

.

0000011 = RX data Buffer size for descriptors is 48 bytes

0000010 = RX data Buffer size for descriptors is 32 bytes

0000001 = RX data Buffer size for descriptors is 16 bytes

0000000 = Reserved

bit 3-0 Unimplemented: Read as '0'

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

#### REGISTER 30-5: ETHHT0: ETHERNET CONTROLLER HASH TABLE 0 REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 31:24        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 31.24        |                   |                   |                   | HT<3              | 1:24>             |                   |                  |                  |  |  |  |
| 23:16        | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 23.10        | HT<23:16>         |                   |                   |                   |                   |                   |                  |                  |  |  |  |
| 15:8         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 15.6         |                   |                   |                   | HT<1              | 5:8>              |                   |                  |                  |  |  |  |
| 7:0          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |
| 7.0          |                   | _                 | _                 | HT<               | 7:0>              | _                 | _                |                  |  |  |  |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

#### REGISTER 30-6: ETHHT1: ETHERNET CONTROLLER HASH TABLE 1 REGISTER

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |  |  |  |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|--|
| 24.24     | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |
| 31:24     | HT<63:56>         |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |
| 22:40     | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |
| 23:16     | HT<55:48>         |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |
| 15.0      | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |
| 15:8      | HT<47:40>         |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |
| 7.0       | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |  |  |  |
| 7:0       | 7:0 HT<39:32>     |                   |                   |                   |                   |                   |                  |                  |  |  |  |  |

#### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 **HT<63:32>:** Hash Table Bytes 4-7 bits

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

# REGISTER 30-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |  |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|
| 31:24     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |
| 31.24     | _                 | _                 | _                 | _                 | _                 |                   | _                | _                |  |
| 23:16     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |  |
| 23.10     | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |  |
| 15:8      | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |
| 15.6      | PMCS<15:8>        |                   |                   |                   |                   |                   |                  |                  |  |
| 7:0       | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |  |
| 7.0       |                   |                   |                   | PMCS              | S<7:0>            |                   |                  |                  |  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 **PMCS<15:8>:** Pattern Match Checksum 1 bits bit 7-0 **PMCS<7:0>:** Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

#### REGISTER 30-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

| Bit<br>Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1             | Bit<br>24/16/8/0 |  |  |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------------------|------------------|--|--|
| 24.24        | U-0                          | U-0              |  |  |
| 31:24        | _                 | _                 | _                 | _                 | _                 | _                 | 10/2 25/17/9/1  0 U-0  0 U-0 | _                |  |  |
| 23:16        | U-0                          | U-0              |  |  |
| 23.10        | _                 | _                 | _                 | _                 | _                 | _                 | _                            | _                |  |  |
| 45.0         | R/W-0                        | R/W-0            |  |  |
| 15:8         |                   |                   |                   | PMO<              | <15:8>            |                   |                              |                  |  |  |
| 7:0          | R/W-0                        | R/W-0            |  |  |
| 7.0          |                   | PMO<7:0>          |                   |                   |                   |                   |                              |                  |  |  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 PMO<15:0>: Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

## REGISTER 30-16: ETHRXOVFLOW: ETHERNET CONTROLLER RECEIVE OVERFLOW STATISTICS REGISTER

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 31.24     | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |
| 23:16     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
| 23.10     | _                 | _                 | _                 | _                 | _                 | _                 | _                | _                |
| 15.0      | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 15:8      |                   |                   |                   | RXOVFLW           | CNT<15:8>         |                   |                  |                  |
| 7.0       | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| 7:0       |                   |                   |                   | RXOVFLW           | /CNT<7:0>         |                   |                  |                  |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RXOVFLWCNT<15:0>: Dropped Receive Frames Count bits

Increment counter for frames accepted by the RX filter and subsequently dropped due to internal receive error (RXFIFO overrun). This event also sets the RXOVFLW bit (ETHIRQ<0>) interrupt flag.

- **Note 1:** This register is only used for RX operations.
  - 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
  - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

# 36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>TM</sup> and dsPICDEM<sup>TM</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELoq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

#### **36.12 Third-Party Development Tools**

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>

TABLE 37-10: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

| DC CHARACTERISTICS |        | Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended |   |   |                     |    |   |  |
|--------------------|--------|---|---|---|---------------------|----|---|--|
| Param.<br>No.      | Symbol | Characteristics   | Min. Typical <sup>(1)</sup> Max. Units Conditions |   |                     |    |   |  |
| DI60a              | licl   | Input Low Injection<br>Current  | 0   |   | <sub>-5</sub> (2,5) | mA | This parameter applies to all pins, with the exception of RB10. Maximum IICH current for this exception is 0 mA.  |  |
| DI60b              | lich   | Input High Injection<br>Current   | 0   | _ | +5(3,4,5)           | mA | This parameter applies to all pins, with the exception of all 5V tolerant pins, OSCI, OSCO, SOSCI, SOSCO, D+, D- and RB10. Maximum IICH current for these exceptions is 0 mA. |  |
| DI60c              | ∑lict  | Total Input Injection<br>Current (sum of all I/O<br>and control pins)   | -20(6)  | _ | +20(6)              | mA | Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins $( \mid \text{IICL} + \mid \text{IICH} \mid ) \leq \sum \text{IICT}$                       |  |

- **Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 2: VIL source < (Vss 0.3). Characterized but not tested.
  - 3: VIH source > (VDD + 0.3) for non-5V tolerant pins only.
  - **4:** Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.
  - 5: Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS 0.3)).
  - 6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If **Note 2**, IICL = (((Vss 0.3) VIL source) / Rs). If **Note 3**, IICH = ((IICH source (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

TABLE 37-23: I/O TIMING REQUIREMENTS (CONTINUED)

| AC CHARACTERISTICS | Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)  |  |  |  |  |  |
|--------------------|--|--|--|--|--|--|
| AC CHARACTERISTICS | Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended |  |  |  |  |  |


|               | I      |  |      | 40 0 3 IA 3 1120 0 IOI EXIGIACA |      |       |               |  |  |
|---------------|--------|--|------|---------------------------------|------|-------|---------------|--|--|
| Param.<br>No. | Symbol | Characteristics <sup>(2)</sup>   | Min. | Typ. <sup>(1)</sup>             | Max. | Units | Conditions    |  |  |
| DO32          | TIOF   | Port Output Fall Time I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-RB2, RB4, RB6-RB7, RB11, RB13   | _    | _                               | 9.5  | ns    | CLOAD = 50 pF |  |  |
|               |        | RC12-RC15<br>RD0, RD6-RD7, RD11, RD14<br>RE8, RE9<br>RF2, RF3, RF8<br>RG15<br>RH0, RH1, RH4-RH6, RH8-RH13<br>RJ0-RJ2, RJ8, RJ9, RJ11                                     | ı    | _                               | 6    | ns    | CLOAD = 20 pF |  |  |
|               |        | Port Output Fall Time I/O Pins: 8x Source Driver Pins - RA0-RA2, RA4, RA5 RB3, RB5, RB8-RB10, RB12, RB14, RB15 RC1-RC4   | _    | _                               | 8    | ns    | CLOAD = 50 pF |  |  |
|               |        | RD1-RD5, RD9, RD10, RD12, RD13,<br>RD15<br>RE4-RE7<br>RF0, RF4, RF5, RF12, RF13<br>RG0, RG1, RG6-RG9<br>RH2, RH3, RH7, RH14, RH15<br>RJ3-RJ7, RJ10, RJ12-RJ15<br>RK0-RK7 | ĺ    |                                 | 6    | ns    | CLOAD = 20 pF |  |  |
|               |        | Port Output Fall Time I/O Pins: 12x Source Driver Pins - RA6, RA7  | _    | _                               | 3.5  | ns    | CLOAD = 50 pF |  |  |
|               |        | RE0-RE3<br>RF1<br>RG12-RG14  | _    | _                               | 2    | ns    | CLOAD = 20 pF |  |  |
| DI35          | TINP   | INTx Pin High or Low Time  | 5    | _                               | _    | ns    | _             |  |  |
| DI40          | TRBP   | CNx High or Low Time (input)   | 5    | _                               | _    | ns    | _             |  |  |

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

<sup>2:</sup> This parameter is characterized, but not tested in manufacturing.

#### 124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

|                                      | ı   | MILLIMETERS |      |      |  |  |
|--------------------------------------|-----|-------------|------|------|--|--|
| Dimension                            | MIN | NOM         | MAX  |      |  |  |
| Contact Pitch                        | E   | 0.50 BSC    |      |      |  |  |
| Pad Clearance                        | G1  | 0.20        |      |      |  |  |
| Pad Clearance                        | G2  | 0.20        |      |      |  |  |
| Pad Clearance                        | G3  | 0.20        |      |      |  |  |
| Pad Clearance                        | G4  | 0.20        |      |      |  |  |
| Contact to Center Pad Clearance (X4) | G5  | 0.30        |      |      |  |  |
| Optional Center Pad Width            | T2  |             |      | 6.60 |  |  |
| Optional Center Pad Length           | W2  |             |      | 6.60 |  |  |
| Optional Center Pad Chamfer (X4)     | W3  |             | 0.10 |      |  |  |
| Contact Pad Spacing                  | C1  |             | 8.50 |      |  |  |
| Contact Pad Spacing                  | C2  |             | 8.50 |      |  |  |
| Contact Pad Width (X124)             | X1  |             |      | 0.30 |  |  |
| Contact Pad Length (X124)            | X2  |             |      | 0.30 |  |  |

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A