

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efe124-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1: **PIC32MZ EF FAMILY FEATURES** 

							Remap	pable l	Periph	erals						ors	4									
Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Pins	Timers/ Capture/ Compare <sup>(1)</sup>	UART	SPI/I <sup>2</sup> S	External Interrupts <sup>(2)</sup>	CAN 2.0B	Crypto	RNG	DMA Channels (Programmable/ Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	1 <sup>2</sup> C	PMP	EBI	SQI	RTCC	Ethernet	I/O Pins	JTAG	Trace
PIC32MZ0512EFE064											0	N	Υ	8/12												
PIC32MZ0512EFF064	512	128									2	Ν	Υ	8/16												
PIC32MZ0512EFK064			64	TQFP,	160	34	9/9/9	6	4	5	2	Υ	Υ	8/18	24	2	Y	4	Y	N	l <sub>Y</sub>	Y	Υ	46	Υ	<sub>Y</sub>
PIC32MZ1024EFE064			04	QFN	100	34	3/3/3	0	-		0	N	Υ	8/12	24	_	'	"	'	"	'	'	'	40	'	l '
PIC32MZ1024EFF064	1024	256									2	Ν	Υ	8/16												
PIC32MZ1024EFK064											2	Υ	Υ	8/18												
PIC32MZ0512EFE100											0	Ν	Υ	8/12												
PIC32MZ0512EFF100	512	128									2	N	Υ	8/16												
PIC32MZ0512EFK100			100	TQFP	160	51	9/9/9	6	6	5	2	Υ	Υ	8/18	40	2	Y	5	Y	Y	Ι <sub>Υ</sub>	Y	Υ	78	Y	Y
PIC32MZ1024EFE100			100	1 3.1	100		0,0,0				0	N	Υ	8/12	"	_			i i	l .	l .		·	'	•	'
PIC32MZ1024EFF100	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK100											2	Υ	Υ	8/18												
PIC32MZ0512EFE124	_										0	N	Υ	8/12												
PIC32MZ0512EFF124	512	128									2	N	Υ	8/16												
PIC32MZ0512EFK124			124	VTLA	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Y	5	Y	Ιγ	Ιγ	Y	Υ	97	Y	Y
PIC32MZ1024EFE124	4										0	N	Υ	8/12												
PIC32MZ1024EFF124	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK124											2	Υ	Υ	8/18												
PIC32MZ0512EFE144	4										0	N	Υ	8/12												
PIC32MZ0512EFF144	512	128									2	N	Υ	8/16												
PIC32MZ0512EFK144			144	LQFP, TQFP	160	53	9/9/9	6	6	5	2	Υ	Y	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	120	Υ	Υ
PIC32MZ1024EFE144	4			TUFP							0	N	Υ	8/12												
PIC32MZ1024EFF144	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK144											2	Υ	Υ	8/18			1									

Note

Eight out of nine timers are remappable. Four out of five external interrupts are remappable. This device is available with a 252 MHz speed rating. 2: 3:

## TABLE 5: PIN NAMES FOR 144-PIN DEVICES (CONTINUED)

144-PIN LQFP AND TQFP (TOP VIEW)

PIC32MZ0512EF(E/F/K)144 PIC32MZ1024EF(G/H/M)144 PIC32MZ1024EF(E/F/K)144 PIC32MZ2048EF(G/H/M)144

144

1

Pin Number	Full Pin Name
73	VBUS
74	VUSB3V3
75	Vss
76	D-
77	D+
78	RPF3/USBID/RF3
79	SDA3/RPF2/RF2
80	SCL3/RPF8/RF8
81	ERXD0/RH8
82	ERXD3/RH9
83	ECOL/RH10
84	EBIRDY2/RH11
85	SCL2/RA2
86	EBIRDY1/SDA2/RA3
87	EBIA14/PMCS1/PMA14/RA4
88	VDD
89	Vss
90	EBIA9/RPF4/SDA5/PMA9/RF4
91	EBIA8/RPF5/SCL5/PMA8/RF5
92	EBIA18/RK4
93	EBIA19/RK5
94	EBIA20/RK6
95	RPA14/SCL1/RA14
96	RPA15/SDA1/RA15
97	EBIA15/RPD9/PMCS2/PMA15/RD9
98	RPD10/SCK4/RD10
99	EMDC/RPD11/RD11
100	ECRS/RH12
101	ERXDV/ECRSDV/RH13
102	RH14
103	EBIA23/RH15
104	RPD0/RTCC/INT0/RD0
105	SOSCI/RPC13/RC13
106	SOSCO/RPC14/T1CK/RC14
107	VDD
108	Vss

Pin Number	Full Pin Name
109	RPD1/SCK1/RD1
110	EBID14/RPD2/PMD14/RD2
111	EBID15/RPD3/PMD15/RD3
112	EBID12/RPD12/PMD12/RD12
113	EBID13/PMD13/RD13
114	ETXERR/RJ0
115	EMDIO/RJ1
116	EBIRDY3/RJ2
117	EBIA22/RJ3
118	SQICS0/RPD4/RD4
119	SQICS1/RPD5/RD5
120	ETXEN/RPD6/RD6
121	ETXCLK/RPD7/RD7
122	VDD
123	Vss
124	EBID11/RPF0/PMD11/RF0
125	EBID10/RPF1/PMD10/RF1
126	EBIA21/RK7
127	EBID9/RPG1/PMD9/RG1
128	EBID8/RPG0/PMD8/RG0
129	TRCLK/SQICLK/RA6
130	TRD3/SQID3/RA7
131	EBICS0/RJ4
132	EBICS1/RJ5
133	EBICS2/RJ6
134	EBICS3/RJ7
135	EBID0/PMD0/RE0
136	Vss
137	VDD
138	EBID1/PMD1/RE1
139	TRD2/SQID2/RG14
140	TRD1/SQID1/RG12
141	TRD0/SQID0/RG13
142	EBID2/PMD2/RE2
143	EBID3/RPE3/PMD3/RE3
144	EBID4/AN18/PMD4/RE4

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.4 "Peripheral Pin Select (PPS)" for restrictions.

<sup>2:</sup> Every I/O port pin (RAx-RKx) can be used as a change notification pin (CNAx-CNKx). See Section 12.0 "I/O Ports" for more information.

<sup>3:</sup> Shaded pins are 5V tolerant.

#### REGISTER 8-5: REFOXTRIM: REFERENCE OSCILLATOR TRIM REGISTER ('x' = 1-4)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				ROTRIN	Л<8:1>			
22.40	R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	ROTRIM<0>	_	_	_	_	_	_	_
45.0	U-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	-	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

#### bit 31-23 ROTRIM<8:0>: Reference Oscillator Trim bits

111111111 = 511/512 divisor added to RODIV value 111111110 = 510/512 divisor added to RODIV value

.

•

100000000 = 256/512 divisor added to RODIV value

•

•

000000010 = 2/512 divisor added to RODIV value 000000001 = 1/512 divisor added to RODIV value

000000000 = 0 divisor added to RODIV value

#### bit 22-0 Unimplemented: Read as '0'

- Note 1: While the ON bit (REFOxCON<15>) is '1', writes to this register do not take effect until the DIVSWEN bit is also set to '1'.
  - 2: Do not write to this register when the ON bit (REFOxCON<15>) is not equal to the ACTIVE bit (REFOxCON<8>).
  - 3: Specified values in this register do not take effect if RODIV<14:0> (REFOxCON<30:16>) = 0.

## 10.1 DMA Control Registers

## TABLE 10-1: DMA GLOBAL REGISTER MAP

ess		m								Ві	ts								<b>6</b>
Virtual Addres (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	DMACON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	DIVIACON	15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	_	_	_	_	_	_	_	0000
1010	DMASTAT	31:16	RDWR	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	DIVIASTAT	15:0	1	_	_	_	_	_	_	_	_	_	_	_	_		MACH<2:0	>	0000
1020	DMAADDR	31:16		•				•	•	DMAADE	D -21:05		•	•			•	•	0000
1020	DIVIAADDK	15:0								DIVIAADL	11.02								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

#### TABLE 10-2: DMA CRC REGISTER MAP

ess										В	its								
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1020	DCRCCON	31:16	_	_	BYTO	<1:0>	WBO	_	_	BITO	_	_	_	_	_	_	_	_	0000
1030	DCRCCON	15:0		_	_			PLEN<4:0>	•		CRCEN	CRCAPP	CRCTYP		_	C	RCCH<2:0	>	0000
1040	DCRCDATA	31:16	,							DCBCDA	TA<31:0>	•				3			0000
1040	DCCCDATA	15:0								DCKCDA	1A<31.0>								0000
1050	DCRCXOR	31:16				•	•	•		DCBCVC	OR<31:0>	•	•		•	•			0000
1050	DCKCXOK	15:0								DCRCXC	VK<31:0>								0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

# REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

#### bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)

- 1 = An OUT packet cannot be loaded into the RX FIFO.
- 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

#### ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

#### bit 17 FIFOFULL: FIFO Full Status bit

- 1 = No more packets can be loaded into the RX FIFO
- 0 = The RX FIFO has at least one free space

## bit 16 RXPKTRDY: Data Packet Reception Status bit

- 1 = A data packet has been received. An interrupt is generated.
- 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.

#### bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

#### bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

#### REGISTER 11-29: USBLPMR2: USB LINK POWER MANAGEMENT CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_		_
45.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_			LF	PMFADDR<6:	0>		
7:0	U-0	U-0	R-0	R-0, HS	R-0, HS	R-0, HS	R-0, HS	R-0, HS
7.0	_	_	LPMERRIF	LPMRESIF	LPMNCIF	LPMACKIF	LPMNYIF	LPMSTIF

Legend:HS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14-8 LPMFADDR<6:0>: LPM Payload Function Address bits

These bits contain the address of the LPM payload function.

bit 7-6 Unimplemented: Read as '0'

bit 5 LPMERRIF: LPM Error Interrupt Flag bit (Device mode)

1 = An LPM transaction was received that had a LINKSTATE field that is not supported. The response will be a STALL.

0 = No error condition

bit 4 LPMRESIF: LPM Resume Interrupt Flag bit

1 = The USB module has resumed (for any reason)

0 = No Resume condition

bit 3 LPMNCIF: LPM NC Interrupt Flag bit

When in Device mode:

1 = The USB module received a LPM transaction and responded with a NYET due to data pending in the RX FIFOs.

0 = No NC interrupt condition

#### When in Host mode:

1 = A LPM transaction is transmitted and the device responded with an ACK

0 = No NC interrupt condition

bit 2 LPMACKIF: LPM ACK Interrupt Flag bit

#### When in Device mode:

1 = A LPM transaction was received and the USB Module responded with an ACK

0 = No ACK interrupt condition

#### When in Host mode:

1 = The LPM transaction is transmitted and the device responds with an ACK

0 = No ACK interrupt condition

bit 1 LPMNYIF: LPM NYET Interrupt Flag bit

#### When in Device mode:

1 = A LPM transaction is received and the USB Module responded with a NYET

0 = No NYET interrupt flag

#### When in Host mode:

1 = A LPM transaction is transmitted and the device responded with an NYET

0 = No NYET interrupt flag

DS60001320D-page 279

TABLE 12-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4504	DDO40D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15B4	RPC13R	15:0	_	_	_	_	-	_	_	-	-	_	_	_		RPC13	R<3:0>		0000
4500	DDC44D	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15B8	RPC14R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPC14	R<3:0>		0000
1500	DDDOD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15C0	RPD0R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD0I	R<3:0>		0000
1504	RPD1R	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15C4	KPUIK	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPD1I	R<3:0>		0000
1500	RPD2R	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15C8	KPD2K	15:0	_	_	_	_	-	_	_	-	_	_	_	_		RPD2l	R<3:0>		0000
15CC	RPD3R	31:16	1		-	_	I	_		I	I	I	_	_	_	_	-	_	0000
1500	KPD3K	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPD3I	R<3:0>		0000
15D0	RPD4R	31:16	_	_	_	_	-	_	_	-	_	_	_	_	_	_	_	_	0000
1500	KPD4K	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPD4I	R<3:0>		0000
1ED4	DDDED	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15D4	RPD5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD5I	R<3:0>		0000
15D0	RPD6R <sup>(2)</sup>	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15D8	KPD6K'-	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD6I	R<3:0>		0000
15DC	RPD7R <sup>(2)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
ISDC	KPD/K-	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPD7I	R<3:0>		0000
1554	RPD9R	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15E4	KPD9K	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD9I	R<3:0>		0000
1550	RPD10R	31:16	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
15E8	KPDIUK	15:0	1	_	_	_	_	_	_	_	_	_	_	_		RPD10	R<3:0>		0000
15EC	RPD11R	31:16	_	_	_	_	-	_	_	-	_	_	_	_	_	_	_	_	0000
ISEC	KPUIIK	15:0	1	_	_	_	1	_	_	1	1	1	_			RPD11	R<3:0>		0000
15F0	RPD12R <sup>(1)</sup>	31:16	1		-	_	I	_		I	I	I	_	-	_	_	-	_	0000
13F0	KPD12K /	15:0	_	_	_	_	I	_	_	I	I	1	_	_		RPD12	?R<3:0>		0000
15F8	RPD14R <sup>(1)</sup>	31:16	1	_	_	_	1	_	_	1	1	1	_		_	_		_	0000
1350	KPD14K	15:0		_	_	_	_	_	_	_	_	_	_	_		RPD14	R<3:0>		0000
15EC	RPD15R <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
15FC	ארטוטאייי	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPD15	R<3:0>		0000
1600	חריים	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
160C	RPE3R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPE3I	R<3:0>		0000
1614	DDEED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1614	RPE5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPE5	R<3:0>		0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

This register is not available on 64-pin devices. Note 1:

This register is not available on 64-pin and 100-pin devices.

TABLE 12-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1620	RPE8R <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1020	TKI LOIK	15:0	-	_	_	_	_	_	_	_	-	-	_	_		RPE8I	R<3:0>		0000
1624	RPE9R <sup>(1)</sup>	31:16		_	_	_				_	_			_	_		_	_	0000
.02		15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPE9	R<3:0>		0000
1640	RPF0R	31:16				_						_			_	_		_	0000
		15:0	_	_		_			_				_			RPF0I	R<3:0>		0000
1644	RPF1R	31:16 15:0		_	_	_	_	_	_	_		_	_	_	_	— DDE41	R<3:0>	_	0000
		31:16		_	_	_		_	_				_	_	_	KPFII	<3:U>	_	0000
1648	RPF2R <sup>(1)</sup>	15:0			<del>-</del>											PDF2I	R<3:0>	_	0000
		31:16														- Ki i Zi	_	_	0000
164C	RPF3R	15:0	_	_	_	_		_	_	_	_	_	_	_		RPF3I	R<3:0>		0000
		31:16		_	_	_	_	_	_	_			_	_	_	_	_	_	0000
1650	RPF4R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF4I	R<3:0>		0000
		31:16		_	_	_	_	_	_	_			_	_	_	_	_	_	0000
1654	RPF5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF5I	R<3:0>		0000
4000	RPF8R <sup>(1)</sup>	31:16	-	_	_	_	_	_	_	_	1		_	_	_	_	_	_	0000
1660	RPF8R**	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF8I	R<3:0>		0000
1670	RPF12R <sup>(1)</sup>	31:16	-	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	0000
1070	KET IZK	15:0		_	_	_		_	_	_	_		_	_		RPG12	R<3:0>		0000
1674	RPF13R <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1074	1010	15:0				_		_	_	_			_			RPG0	R<3:0>		0000
1680	RPG0R <sup>(1)</sup>	31:16		_	_	_		_	_	_			_	_	_	_	_	_	0000
		15:0		_		_	_							_			R<3:0>		0000
1684	RPG1R <sup>(1)</sup>	31:16				_		_	_	_						_	_	_	0000
		15:0			_	_								_			R<3:0>		0000
1698	RPG6R	31:16		_	_	_		_	_	_	_	_		_	_	— DDC6	R<3:0>	_	0000
		15:0 31:16		_	_	_	_	_	_	_			_						0000
169C	RPG7R	15:0			_	_							_	_		PPG7	R<3:0>		0000
		31:16													_			_	0000
16A0	RPG8R	15:0			_											RPG8	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
16A4	RPG9R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG9	R<3:0>		0000
Logona	L	known v	roluo on Po		nimplomor	tod rood o	o '0' Pono	t voluee ere		hovodooim						111 031	1 10.07		3000

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is not available on 64-pin and 100-pin devices.





FIGURE 14-2: TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9 BLOCK DIAGRAM (32-BIT)


PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family
NOTES:

Figure 22-2 and Figure 22-3 illustrate the typical receive and transmit timing for the UART module.





#### FIGURE 22-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



PIC32MZ Embedo	ded Connectivity	y with Floatin	g Point Unit (E	F) Family
NOTES:				

#### REGISTER 28-17: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	_	_	_	TRGSRC3<4:0>					
00.40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	_	-	_	TRGSRC2<4:0>					
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	_	_	_		Т	RGSRC1<4:0	)>		
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_		_	TRGSRC0<4:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC3<4:0>: Trigger Source for Conversion of Analog Input AN3 Select bits

11111 = Reserved

•

01101 = Reserved

01100 = Comparator 2 (COUT)

01011 = Comparator 1 (COUT)

01010 = OCMP5

01001 = OCMP3

01000 = OCMP1

00111 = TMR5 match

00110 = TMR3 match

00101 = TMR1 match

00100 = INT0 External interrupt

00011 = STRIG

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

bit 23-21 Unimplemented: Read as '0'

bit 20-16 **TRGSRC2<4:0>:** Trigger Source for Conversion of Analog Input AN2 Select bits See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **TRGSRC1<4:0>:** Trigger Source for Conversion of Analog Input AN1 Select bits See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **TRGSRC0<4:0>:** Trigger Source for Conversion of Analog Input AN0 Select bits See bits 28-24 for bit value definitions.

#### REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0 (CONTINUED)

```
bit 15
            FLTEN1: Filter 1 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 14-13
            MSEL1<1:0>: Filter 1 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
bit 12-8
            FSEL1<4:0>: FIFO Selection bits
            11111 = Message matching filter is stored in FIFO buffer 31
            11110 = Message matching filter is stored in FIFO buffer 30
            00001 = Message matching filter is stored in FIFO buffer 1
            00000 = Message matching filter is stored in FIFO buffer 0
bit 7
            FLTEN0: Filter 0 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 6-5
            MSEL0<1:0>: Filter 0 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
bit 4-0
            FSEL0<4:0>: FIFO Selection bits
            11111 = Message matching filter is stored in FIFO buffer 31
            11110 = Message matching filter is stored in FIFO buffer 30
            00001 = Message matching filter is stored in FIFO buffer 1
            00000 = Message matching filter is stored in FIFO buffer 0
```

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

#### **REGISTER 29-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	FLTEN7	MSEL7<1:0>		FSEL7<4:0>				
22,46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN6	MSEL6<1:0>		FSEL6<4:0>				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	FLTEN5	MSEL5<1:0>		FSEL5<4:0>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN4	MSEL4<1:0>		FSEL4<4:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN7: Filter 7 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL7<1:0>: Filter 7 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL7<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN6: Filter 6 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL6<1:0>: Filter 6 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL6<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## REGISTER 30-16: ETHRXOVFLOW: ETHERNET CONTROLLER RECEIVE OVERFLOW STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	RXOVFLWCNT<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	RXOVFLWCNT<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RXOVFLWCNT<15:0>: Dropped Receive Frames Count bits

Increment counter for frames accepted by the RX filter and subsequently dropped due to internal receive error (RXFIFO overrun). This event also sets the RXOVFLW bit (ETHIRQ<0>) interrupt flag.

- **Note 1:** This register is only used for RX operations.
  - 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
  - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

## REGISTER 34-13: DEVADCx: DEVICE ADC CALIBRATION WORD 'x' ('x' = 0-4, 7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	R	R	R	R	R	R	R	R	
31.24	ADCFG<31:24>								
23:16	R	R	R	R	R	R	R	R	
23.16	ADCFG<23:16>								
15:8	R	R	R	R	R	R	R	R	
15.6	ADCFG<15:8>								
7:0	R	R	R	R	R	R	R	R	
7.0		•		ADCF	G<7:0>	•			


Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown


#### bit 31-0 ADCFG<31:0>: Calibration Data for the ADC Module bits

This data must be copied to the corresponding ADCxCFG register. Refer to **28.0** "**12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)**" for more information.



## 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N		124			
Pitch	eT	0.50 BSC				
Pitch (Inner to outer terminal ring)	eR		0.50 BSC			
Overall Height	Α	0.80	0.85	0.90		
Standoff	A1	0.00	-	0.05		
Overall Width	Е	9.00 BSC				
Exposed Pad Width	E2	6.40	6.55	6.70		
Overall Length	D	9.00 BSC				
Exposed Pad Length	D2	6.40	6.55	6.70		
Contact Width	b	0.20	0.25	0.30		
Contact Length	L	0.20	0.25	0.30		
Contact-to-Exposed Pad	K	0.20	-	-		

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
37.0 "Electrical Characteristics"	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6).
	The DC Characteristics: Idle Current (IIDLE) and Note 4 were updated (see Table 37-7).
	Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8).
	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16).
	The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21).
	Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31).
	The Temperature Sensor Specifications were updated (see Table 37-41).
38.0 "Extended Temperature Electrical Characteristics"	New chapter for Extended Temperature devices was added.
39.0 "AC and DC Characteristics Graphs"	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).
40.0 "Packaging Information"	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF"	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).