

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| | |
| Core Processor | MIPS32® M-Class |
| Core Size | 32-Bit Single-Core |
| Speed | 200MHz |
| Connectivity | EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT |
| Number of I/O | 97 |
| Program Memory Size | 1MB (1M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 256K x 8 |
| /oltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V |
| Data Converters | A/D 48x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 124-VFTLA Dual Rows, Exposed Pad |
| Supplier Device Package | 124-VTLA (9x9) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efe124-i-tl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-9: SPI1 THROUGH SPI 6 PINOUT I/O DESCRIPTIONS

| | | Pin Nu | mber | | | | |
|----------|------------------------|-----------------|-----------------|--------------------------|-------------|----------------|---|
| Pin Name | 64-pin QFN/ TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/ LQFP | Pin Type | Buffer Type | Description |
| | | | | Seria | l Periph | eral Interfa | ice 1 |
| SCK1 | 49 | 76 | A52 | 109 | I/O | ST | SPI1 Synchronous Serial Clock Input/Output |
| SDI1 | PPS | PPS | PPS | PPS | I | ST | SPI1 Data In |
| SDO1 | PPS | PPS | PPS | PPS | 0 | l | SPI1 Data Out |
| SS1 | PPS | PPS | PPS | PPS | I/O | ST | SPI1 Slave Synchronization Or Frame Pulse I/O |
| | | | | Seria | l Periph | eral Interfa | ice 2 |
| SCK2 | 4 | 10 | B6 | 14 | I/O | ST | SPI2 Synchronous Serial Clock Input/output |
| SDI2 | PPS | PPS | PPS | PPS | ı | ST | SPI2 Data In |
| SDO2 | PPS | PPS | PPS | PPS | 0 | _ | SPI2 Data Out |
| SS2 | PPS | PPS | PPS | PPS | I/O | ST | SPI2 Slave Synchronization Or Frame Pulse I/O |
| | | | • | Seria | l Periph | eral Interfa | ice 3 |
| SCK3 | 29 | 43 | A28 | 61 | I/O | ST | SPI3 Synchronous Serial Clock Input/Output |
| SDI3 | PPS | PPS | PPS | PPS | 1 | ST | SPI3 Data In |
| SDO3 | PPS | PPS | PPS | PPS | 0 | _ | SPI3 Data Out |
| SS3 | PPS | PPS | PPS | PPS | I/O | ST | SPI3 Slave Synchronization Or Frame Pulse I/O |
| | | | • | Seria | l Periph | eral Interfa | ice 4 |
| SCK4 | 44 | 69 | A46 | 98 | I/O | ST | SPI4 Synchronous Serial Clock Input/Output |
| SDI4 | PPS | PPS | PPS | PPS | 1 | ST | SPI4 Data In |
| SDO4 | PPS | PPS | PPS | PPS | 0 | _ | SPI4 Data Out |
| SS4 | PPS | PPS | PPS | PPS | I/O | ST | SPI4 Slave Synchronization Or Frame Pulse I/O |
| | | | | Seria | l Periph | eral Interfa | ice 5 |
| SCK5 | _ | 39 | A26 | 57 | I/O | ST | SPI5 Synchronous Serial Clock Input/Output |
| SDI5 | | PPS | PPS | PPS | I | ST | SPI5 Data In |
| SDO5 | _ | PPS | PPS | PPS | 0 | _ | SPI5 Data Out |
| SS5 | _ | PPS | PPS | PPS | I/O | ST | SPI5 Slave Synchronization Or Frame Pulse I/O |
| | | • | • | Seria | l Periph | eral Interfa | ice 6 |
| SCK6 | _ | 48 | A32 | 70 | I/O | ST | SPI6 Synchronous Serial Clock Input/Output |
| SDI6 | _ | PPS | PPS | PPS | I | ST | SPI6 Data In |
| SDO6 | _ | PPS | PPS | PPS | 0 | _ | SPI6 Data Out |
| SS6 | _ | PPS | PPS | PPS | I/O | ST | SPI6 Slave Synchronization Or Frame Pulse I/O |
| | | | | | | | |

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

O = Output

PPS = Peripheral Pin Select

TABLE 1-12: PMP PINOUT I/O DESCRIPTIONS

| PMA3 6 12 B7 52 O — modes) PMA4 5 11 A8 68 O — PMA5 4 2 B1 2 O — PMA6 16 6 B3 6 O — PMA7 22 33 A23 48 O — PMA9 41 64 B36 90 O — PMA9 41 64 B36 90 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — Parallel Master Port Chip Select 1 Strobe PMA14 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMD6 58 91 B52 135 I/O | | | Pin Nu | mber | | | | |
|--|----------|------|--------|------|-------|-----|--------|--|
| PMA1 | Pin Name | QFN/ | | • | TQFP/ | | | Description |
| PMA2 | PMA0 | 30 | 44 | B24 | 30 | I/O | TTL/ST | |
| PMA3 6 12 B7 52 O — modes) PMA4 5 11 A8 68 O — PMA6 4 2 B1 2 O — PMA6 16 6 B3 6 O — PMA7 22 33 A23 48 O — PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA11 27 41 A22 87 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe Parallel Master Port Chip Select 2 | PMA1 | 29 | 43 | A28 | 51 | I/O | TTL/ST | |
| PMA4 | PMA2 | 10 | 16 | В9 | 21 | 0 | _ | Parallel Master Port Address (Demultiplexed Master |
| PMA5 4 2 B1 2 0 — PMA6 16 6 B3 6 0 — PMA7 22 33 A23 48 0 — PMA9 41 64 B36 90 0 — PMA10 21 32 B18 47 0 — PMA11 27 41 A27 29 0 — PMA13 23 34 B19 28 0 — PMA13 23 34 B19 28 0 — PMA14 45 61 A42 87 0 — PMCS1 45 61 A42 87 0 — PMCS2 43 68 B38 97 0 — Parallel Master Port Chip Select 1 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 1 Strobe <td>PMA3</td> <td>6</td> <td>12</td> <td>В7</td> <td>52</td> <td>0</td> <td>_</td> <td>modes)</td> | PMA3 | 6 | 12 | В7 | 52 | 0 | _ | modes) |
| PMA6 16 6 B3 6 O — PMA7 22 33 A23 48 O — PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMD5 45 61 A42 87 O — Parallel Master Port Chip Select 2 Strobe PMD6 5 91 B52 135 I/O TTL/ST <td>PMA4</td> <td>5</td> <td>11</td> <td>A8</td> <td>68</td> <td>0</td> <td>_</td> <td></td> | PMA4 | 5 | 11 | A8 | 68 | 0 | _ | |
| PMA7 22 33 A23 48 O — PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMDS 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD1 61 94 A64 | PMA5 | 4 | 2 | B1 | 2 | 0 | _ | |
| PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 2 Strobe PMDS 43 68 B38 97 O — Parallel Master Port Data (Demultiplexed Master Port Data (Demulti | PMA6 | 16 | 6 | В3 | 6 | 0 | _ | |
| PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD1 61 94 A64 138 I/O TTL/ST PMD2 62 98 A6 | PMA7 | 22 | 33 | A23 | 48 | 0 | _ | |
| PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMDS 45 61 A42 87 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST PMD1 61 94 A64 138 I/O TTL/ST PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O | PMA8 | 42 | 65 | A44 | 91 | 0 | _ | |
| PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA15 43 68 B38 97 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 68 98 A66 142 I/O TTL/ST Parallel Master Port Chip Select 1 Strobe PMD1 61 94 A64 138 I/O TTL/ST Pmode or Address/Data (Multiplexed Master mode) PMD2 62 98 A66 142 | PMA9 | 41 | 64 | B36 | 90 | 0 | _ | 1 |
| PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 68 98 A66 142 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD13 63 99 B56 143 I/O TTL/ST PMD15 <td>PMA10</td> <td>21</td> <td>32</td> <td>B18</td> <td>47</td> <td>0</td> <td>_</td> <td></td> | PMA10 | 21 | 32 | B18 | 47 | 0 | _ | |
| PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST | PMA11 | 27 | 41 | A27 | 29 | | _ | |
| PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST < | | 24 | 7 | A6 | 11 | | _ | |
| PMA14 45 61 A42 87 O — PMA15 43 68 B38 97 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master mode) or Addre | | | | | | | | - |
| PMA15 43 68 B38 97 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD3 63 99 B56 143 I/O TTL/ST Parallel Master Port Address/Data (Multiplexed Master mode) PMD4 64 100 A67 144 I/O TTL/ST TTL/ST PMD6 2 4 B2 4 I/O TTL/ST TTL/ST PMD9 — 87 A60 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td></t<> | | | | | | | | - |
| PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD3 63 99 B56 143 I/O TTL/ST Parallel Master Port Address Latch Enable Low By (Multiplexed Master mode) PMD6 1 3 A3 3 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD9 — | | | | | | | | - |
| PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD3 63 99 B56 143 I/O TTL/ST TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD10 — 86 B49 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Parallel Master Port Chip Select 1 Strobe</td></t<> | | | | | | | | Parallel Master Port Chip Select 1 Strobe |
| PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O | | | | | | | | • |
| PMD1 61 94 A64 138 I/O TTL/ST mode) or Address/Data (Multiplexed Master modes PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD13 — 80 A54 113 I/O T | | | | | | | TTL/ST | - |
| PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMALH | | | | | | | | mode) or Address/Data (Multiplexed Master modes) |
| PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL | | | | | | | | 1 |
| PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL | | | | | | | | |
| PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable High By | | | | | | | | |
| PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 < | | | | | | | | |
| PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | - | | | | | | | - |
| PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | - | | | | | | | - |
| PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes) | | | | | | | | - |
| PMALH 29 43 A28 51 O — Parallel Master modes) (Multiplexed Master modes) (Multiplexed Master modes) | | | | | | | 111/31 | Parallal Mactor Port Address Latah Enghla Law Ports |
| (Multiplexed Master modes) | | | | | | | _ | (Multiplexed Master modes) |
| PMRD 53 9 A7 13 O — Parallel Master Port Read Strobe | PMALH | 29 | 43 | A28 | 51 | 0 | _ | Parallel Master Port Address Latch Enable High Byte (Multiplexed Master modes) |
| | PMRD | 53 | 9 | A7 | 13 | 0 | | Parallel Master Port Read Strobe |
| PMWR 52 8 B5 12 O — Parallel Master Port Write Strobe | PMWR | 52 | 8 | B5 | 12 | 0 | _ | Parallel Master Port Write Strobe |

CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

TABLE 1-13: EBI PINOUT I/O DESCRIPTIONS

| | | Pin Nu | mber | | | | |
|----------|------------------------|-----------------|-----------------|--------------------------|-------------|----------------|-------------------------------------|
| Pin Name | 64-pin QFN/ TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/ LQFP | Pin Type | Buffer Type | Description |
| EBIA0 | _ | 44 | B24 | 30 | 0 | _ | External Bus Interface Address Bus |
| EBIA1 | _ | 43 | A28 | 51 | 0 | _ | |
| EBIA2 | _ | 16 | B9 | 21 | 0 | _ | |
| EBIA3 | _ | 12 | В7 | 52 | 0 | _ | |
| EBIA4 | _ | 11 | A8 | 68 | 0 | _ | 7 |
| EBIA5 | _ | 2 | B1 | 2 | 0 | _ | |
| EBIA6 | _ | 6 | В3 | 6 | 0 | _ | 7 |
| EBIA7 | _ | 33 | A23 | 48 | 0 | _ | |
| EBIA8 | _ | 65 | A44 | 91 | 0 | _ | |
| EBIA9 | _ | 64 | B36 | 90 | 0 | _ | |
| EBIA10 | _ | 32 | B18 | 47 | 0 | _ | 7 |
| EBIA11 | _ | 41 | A27 | 29 | 0 | _ | 1 |
| EBIA12 | _ | 7 | A6 | 11 | 0 | _ | 7 |
| EBIA13 | _ | 34 | B19 | 28 | 0 | _ | 7 |
| EBIA14 | _ | 61 | A42 | 87 | 0 | _ | |
| EBIA15 | _ | 68 | B38 | 97 | 0 | _ | |
| EBIA16 | _ | 17 | A11 | 19 | 0 | _ | |
| EBIA17 | _ | 40 | B22 | 53 | 0 | _ | |
| EBIA18 | _ | 39 | A26 | 92 | 0 | _ | |
| EBIA19 | _ | 38 | B21 | 93 | 0 | _ | |
| EBIA20 | _ | _ | _ | 94 | 0 | _ | |
| EBIA21 | _ | _ | _ | 126 | 0 | _ | 7 |
| EBIA22 | _ | _ | _ | 117 | 0 | _ | 7 |
| EBIA23 | _ | _ | _ | 103 | 0 | _ | 7 |
| EBID0 | _ | 91 | B52 | 135 | I/O | ST | External Bus Interface Data I/O Bus |
| EBID1 | _ | 94 | A64 | 138 | I/O | ST | |
| EBID2 | _ | 98 | A66 | 142 | I/O | ST | |
| EBID3 | _ | 99 | B56 | 143 | I/O | ST | |
| EBID4 | _ | 100 | A67 | 144 | I/O | ST | |
| EBID5 | _ | 3 | A3 | 3 | I/O | ST | |
| EBID6 | _ | 4 | B2 | 4 | I/O | ST | |
| EBID7 | _ | 5 | A4 | 5 | I/O | ST | |
| EBID8 | | 88 | B50 | 128 | I/O | ST | |
| EBID9 | _ | 87 | A60 | 127 | I/O | ST | |
| EBID10 | _ | 86 | B49 | 125 | I/O | ST | |
| EBID11 | _ | 85 | A59 | 124 | I/O | ST | |
| EBID12 | _ | 79 | B43 | 112 | I/O | ST | |
| EBID13 | _ | 80 | A54 | 113 | I/O | ST | |
| EBID14 | _ | 77 | B42 | 110 | I/O | ST | |
| EBID15 | | 78 | A53 | 111 | I/O | ST | |
| EBIBS0 | | _ | _ | 9 | 0 | _ | External Bus Interface Byte Select |
| EBIBS1 | | _ | _ | 10 | 0 | _ | |
| EBICS0 | | 59 | A41 | 131 | 0 | _ | External Bus Interface Chip Select |
| EBICS1 | _ | _ | _ | 132 | 0 | _ | |
| EBICS2 | _ | _ | _ | 133 | 0 | _ | |
| EBICS3 | _ | _ | _ | 134 | 0 | _ | |

Legend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input
O = Output
PPS = Peripheral Pin Select

P = Power I = Input

REGISTER 3-4: CONFIG5: CONFIGURATION REGISTER 5; CP0 REGISTER 16, SELECT 5

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | _ | _ | - | - | - | - | - | _ |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23.10 | _ | _ | | - | | | - | _ |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15.6 | _ | _ | _ | _ | _ | _ | _ | _ |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-1 |
| 7.0 | _ | _ | 1 | - | 1 | 1 | 1 | NF |

Legend: r = Reserved

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 NF: Nested Fault bit

1 = Nested Fault feature is implemented

REGISTER 3-5: CONFIGT: CONFIGURATION REGISTER 7; CP0 REGISTER 16, SELECT 7

| | • •. | | | | , • | | , | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| 24.24 | R-1 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | WII | _ | _ | _ | _ | _ | _ | _ |
| 22.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | _ | _ | _ | _ | _ | | _ | _ |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 13.6 | _ | _ | _ | _ | _ | _ | _ | _ |
| 7:0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 7.0 | _ | _ | _ | _ | _ | _ | _ | _ |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 WII: Wait IE Ignore bit

1 = Indicates that this processor will allow an interrupt to unblock a WAIT instruction

bit 30-0 Unimplemented: Read as '0'

TABLE 4-2: BOOT FLASH 1 SEQUENCE AND CONFIGURATION WORDS SUMMARY

| Second | | | | | | | |
|---|-------|--|--|--|--|--|--|
| FF44 ABF1DEVCFG2 31:0 FF48 ABF1DEVCFG1 31:0 FF4C ABF1DEVCF3 31:0 FF50 ABF1DEVCP2 31:0 FF54 ABF1DEVCP1 31:0 FF58 ABF1DEVCP0 31:0 FF5C ABF1DEVCP0 31:0 FF60 ABF1DEVSIGN3 31:0 | 16/0 | | | | | | |
| FF48 ABF1DEVCFG1 31:0 FF4C ABF1DEVCFG0 31:0 FF50 ABF1DEVCP3 31:0 FF54 ABF1DEVCP2 31:0 FF58 ABF1DEVCP1 31:0 FF5C ABF1DEVCP0 31:0 FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| FF4C ABF1DEVCFG0 31:0 FF50 ABF1DEVCP3 31:0 FF54 ABF1DEVCP2 31:0 FF58 ABF1DEVCP1 31:0 FF5C ABF1DEVCP0 31:0 FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| FF50 ABF1DEVCP3 31:0 FF54 ABF1DEVCP2 31:0 FF58 ABF1DEVCP1 31:0 FF5C ABF1DEVCP0 31:0 FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| FF54 ABF1DEVCP2 31:0 FF58 ABF1DEVCP1 31:0 FF5C ABF1DEVCP0 31:0 FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| FF58 ABF1DEVCP1 31:0 FF5C ABF1DEVCP0 31:0 FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| FF50 ABF1DEVCP1 31:0 FF60 ABF1DEVSIGN3 31:0 FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| FF60 ABF1DEVSIGN3 31:0 | xx | | | | | | |
| | xx | | | | | | |
| | xx | | | | | | |
| FF64 ABF1DEVSIGN2 31:0 | xx | | | | | | |
| FF68 ABF1DEVSIGN1 31:0 | xx | | | | | | |
| FF6C ABF1DEVSIGNO 31:0 | xx | | | | | | |
| FFC0 BF1DEVCFG3 31:0 | xx | | | | | | |
| FFC4 BF1DEVCFG2 31:0 | xx | | | | | | |
| FFC8 BF1DEVCFG1 31:0 | xx | | | | | | |
| FFCC BF1DEVCFG0 31:0 | xx | | | | | | |
| FFD0 BF1DEVCP3 31:0 | xx | | | | | | |
| FFD4 BF1DEVCP2 31:0 Note: See Table 34-1 for the bit descriptions. | xx | | | | | | |
| FFD8 BF1DEVCP1 31:0 | xx | | | | | | |
| FFDC BF1DEVCP0 31:0 | xx | | | | | | |
| FFE0 BF1DEVSIGN3 31:0 | xx | | | | | | |
| FFE4 BF1DEVSIGN2 31:0 | xx | | | | | | |
| FFE8 BF1DEVSIGN1 31:0 | xx | | | | | | |
| FFEC BF1DEVSIGN0 31:0 | xx | | | | | | |
| 31:16 CSEQ<15:0> | | | | | | | |
| FFF0 BF1SEQ3 TSEQ<15:0> | xx | | | | | | |
| 31:16 | — xx: | | | | | | |
| FFF4 BF1SEQ2 15:0 | — xx | | | | | | |
| 2446 | - xx | | | | | | |
| FFF8 BF1SEQ1 31.16 | — xx | | | | | | |
| FFFC BF1SEQ0 31:16 | — xx: | | | | | | |
| 15:0 | — xx | | | | | | |

Legend: x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

REGISTER 4-6: SBTxECLRS: SYSTEM BUS TARGET 'x' SINGLE ERROR CLEAR REGISTER ('x' = 0-13)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | _ | _ | _ | | | _ | | _ |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | _ | _ | _ | | | _ | | _ |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | _ | - | _ | - | | _ | | _ |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
| 7:0 | _ | _ | _ | _ | _ | _ | _ | CLEAR |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Single Error on Read bit

A single error as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-7: SBTxECLRM: SYSTEM BUS TARGET 'x' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-13)

| | , | $\mathbf{x} = \mathbf{v} \cdot \mathbf{v}$ | | | | | | |
|--------------|-------------------|--|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
| 24.04 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31:24 | _ | _ | _ | _ | _ | _ | _ | _ |
| 00.40 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| 45.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 15:8 | _ | _ | _ | _ | _ | _ | _ | _ |
| 7.0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R-0 |
| 7:0 | _ | _ | _ | _ | _ | _ | _ | CLEAR |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Multiple Errors on Read bit

Multiple errors as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

NVMCON: FLASH PROGRAMMING CONTROL REGISTER (CONTINUED) **REGISTER 5-1:**

bit 6 BFSWAP: Boot Flash Bank Alias Swap Control bit

This bit is only writable when WREN = 0 and the unlock sequence has been performed.

- 1 = Boot Flash Bank 2 is mapped to the lower boot alias and boot Flash Bank 1 is mapped to the upper boot
- 0 = Boot Flash Bank 1 is mapped to the lower boot alias and boot Flash Bank 2 is mapped to the upper boot alias
- bit 5-4 Unimplemented: Read as '0'
- bit 3-0 NVMOP<3:0>: NVM Operation bits

These bits are only writable when WREN = 0.

1111 = Reserved

1000 = Reserved

- 0111 = Program erase operation: erase all of program Flash memory (all pages must be unprotected, PWP < 23:0 > = 0x0000000)
- 0110 = Upper program Flash memory erase operation: erases only the upper mapped region of program Flash (all pages in that region must be unprotected)
- 0101 = Lower program Flash memory erase operation: erases only the lower mapped region of program Flash (all pages in that region must be unprotected)
- 0100 = Page erase operation: erases page selected by NVMADDR, if it is not write-protected
- 0011 = Row program operation: programs row selected by NVMADDR, if it is not write-protected
- 0010 = Quad Word (128-bit) program operation: programs the 128-bit Flash word selected by NVMADDR, if it is not write-protected
- 0001 = Word program operation: programs word selected by NVMADDR, if it is not write-protected⁽²⁾
- 0000 = No operation
- **Note 1:** These bits are only reset by a Power-on Reset (POR) and are not affected by other reset sources.
 - This operation results in a "no operation" (NOP) when the Dynamic Flash ECC Configuration bits = 00 (FECCCON<1:0> (DVCFG0<9:8>)), which enables ECC at all times. For all other FECCCON<1:0> bit settings, this command will execute, but will not write the ECC bits for the word and can cause DED errors if dynamic Flash ECC is enabled (FECCCON<1:0> = 01). Refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193) for information regarding ECC and Flash programming.

TABLE 7-2: INTERRUPT IRQ, VECTOR, AND BIT LOCATION (CONTINUED)

| Interrupt Source ⁽¹⁾ | VC22 Ve eter Neme | IRQ | Veeter # | | Interru | upt Bit Location | ì | Persistent |
|---|-------------------------------|-----|--------------|----------|----------|------------------|--------------|------------|
| interrupt Source | XC32 Vector Name | # | Vector # | Flag | Enable | Priority | Sub-priority | Interrupt |
| System Bus Protection Violation | _SYSTEM_BUS_PROTECTION_VECTOR | 106 | OFF106<17:1> | IFS3<10> | IEC3<10> | IPC26<20:18> | IPC26<17:16> | Yes |
| Crypto Engine Event | _CRYPTO_VECTOR | 107 | OFF107<17:1> | IFS3<11> | IEC3<11> | IPC26<28:26> | IPC26<25:24> | Yes |
| Reserved | _ | 108 | _ | _ | _ | _ | _ | _ |
| SPI1 Fault | _SPI1_FAULT_VECTOR | 109 | OFF109<17:1> | IFS3<13> | IEC3<13> | IPC27<12:10> | IPC27<9:8> | Yes |
| SPI1 Receive Done | _SPI1_RX_VECTOR | 110 | OFF110<17:1> | IFS3<14> | IEC3<14> | IPC27<20:18> | IPC27<17:16> | Yes |
| SPI1 Transfer Done | _SPI1_TX_VECTOR | 111 | OFF111<17:1> | IFS3<15> | IEC3<15> | IPC27<28:26> | IPC27<25:24> | Yes |
| UART1 Fault | _UART1_FAULT_VECTOR | 112 | OFF112<17:1> | IFS3<16> | IEC3<16> | IPC28<4:2> | IPC28<1:0> | Yes |
| UART1 Receive Done | _UART1_RX_VECTOR | 113 | OFF113<17:1> | IFS3<17> | IEC3<17> | IPC28<12:10> | IPC28<9:8> | Yes |
| UART1 Transfer Done | _UART1_TX_VECTOR | 114 | OFF114<17:1> | IFS3<18> | IEC3<18> | IPC28<20:18> | IPC28<17:16> | Yes |
| I2C1 Bus Collision Event | _I2C1_BUS_VECTOR | 115 | OFF115<17:1> | IFS3<19> | IEC3<19> | IPC28<28:26> | IPC28<25:24> | Yes |
| I2C1 Slave Event | _I2C1_SLAVE_VECTOR | 116 | OFF116<17:1> | IFS3<20> | IEC3<20> | IPC29<4:2> | IPC29<1:0> | Yes |
| I2C1 Master Event | _I2C1_MASTER_VECTOR | 117 | OFF117<17:1> | IFS3<21> | IEC3<21> | IPC29<12:10> | IPC29<9:8> | Yes |
| PORTA Input Change Interrupt ⁽²⁾ | _CHANGE_NOTICE_A_VECTOR | 118 | OFF118<17:1> | IFS3<22> | IEC3<22> | IPC29<20:18> | IPC29<17:16> | Yes |
| PORTB Input Change Interrupt | _CHANGE_NOTICE_B_VECTOR | 119 | OFF119<17:1> | IFS3<23> | IEC3<23> | IPC29<28:26> | IPC29<25:24> | Yes |
| PORTC Input Change Interrupt | _CHANGE_NOTICE_C_VECTOR | 120 | OFF120<17:1> | IFS3<24> | IEC3<24> | IPC30<4:2> | IPC30<1:0> | Yes |
| PORTD Input Change Interrupt | _CHANGE_NOTICE_D_VECTOR | 121 | OFF121<17:1> | IFS3<25> | IEC3<25> | IPC30<12:10> | IPC30<9:8> | Yes |
| PORTE Input Change Interrupt | _CHANGE_NOTICE_E_VECTOR | 122 | OFF122<17:1> | IFS3<26> | IEC3<26> | IPC30<20:18> | IPC30<17:16> | Yes |
| PORTF Input Change Interrupt | _CHANGE_NOTICE_F_VECTOR | 123 | OFF123<17:1> | IFS3<27> | IEC3<27> | IPC30<28:26> | IPC30<25:24> | Yes |
| PORTG Input Change Interrupt | _CHANGE_NOTICE_G_VECTOR | 124 | OFF124<17:1> | IFS3<28> | IEC3<28> | IPC31<4:2> | IPC31<1:0> | Yes |
| PORTH Input Change Interrupt ^(2,3) | _CHANGE_NOTICE_H_VECTOR | 125 | OFF125<17:1> | IFS3<29> | IEC3<29> | IPC31<12:10> | IPC31<9:8> | Yes |
| PORTJ Input Change Interrupt ^(2,3) | _CHANGE_NOTICE_J_VECTOR | 126 | OFF126<17:1> | IFS3<30> | IEC3<30> | IPC31<20:18> | IPC31<17:16> | Yes |
| PORTK Input Change Interrupt ^(2,3,4) | _CHANGE_NOTICE_K_VECTOR | 127 | OFF127<17:1> | IFS3<31> | IEC3<31> | IPC31<28:26> | IPC31<25:24> | Yes |
| Parallel Master Port | _PMP_VECTOR | 128 | OFF128<17:1> | IFS4<0> | IEC4<0> | IPC32<4:2> | IPC32<1:0> | Yes |
| Parallel Master Port Error | _PMP_ERROR_VECTOR | 129 | OFF129<17:1> | IFS4<1> | IEC4<1> | IPC32<12:10> | IPC32<9:8> | Yes |
| Comparator 1 Interrupt | _COMPARATOR_1_VECTOR | 130 | OFF130<17:1> | IFS4<2> | IEC4<2> | IPC32<20:18> | IPC32<17:16> | No |
| Comparator 2 Interrupt | _COMPARATOR_2_VECTOR | 131 | OFF131<17:1> | IFS4<3> | IEC4<3> | IPC32<28:26> | IPC32<25:24> | No |
| USB General Event | _USB1_VECTOR | 132 | OFF132<17:1> | IFS4<4> | IEC4<4> | IPC33<4:2> | IPC33<1:0> | Yes |
| USB DMA Event | _USB1_DMA_VECTOR | 133 | OFF133<17:1> | IFS4<5> | IEC4<5> | IPC33<12:10> | IPC33<9:8> | Yes |

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MZ EF Family Features" for the list of available peripherals.

^{2:} This interrupt source is not available on 64-pin devices.

^{3:} This interrupt source is not available on 100-pin devices.

^{4:} This interrupt source is not available on 124-pin devices.

8.0 OSCILLATOR CONFIGURATION

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The PIC32MZ EF oscillator system has the following modules and features:

- A total of five external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown with dedicated Back-up FRC (BFRC)
- · Dedicated On-Chip PLL for USB peripheral
- · Flexible reference clock output
- Multiple clock branches for peripherals for better performance flexibility
- · Clock switch/slew control with output divider

A block diagram of the oscillator system is shown in Figure 8-1. The clock distribution is provided in Table 8-1.

Note:

Devices that support 252 MHz operation should be configured for SYSCLK <= 200 MHz operation. Adjust the dividers of the PBCLKs, and then increase the SYSCLK to the desired speed.

| 0 |
|------------|
| 201 |
| 5-201 |
| 6 |
| Microchip |
| Technology |
| nc. |

| TABLE 11-1: | USB REGISTER MAP 1 | (CONTINUED) |
|-------------|--------------------|-------------|
|-------------|--------------------|-------------|

| |)LL - | | | LGISTEN | | . (551 | | -, | | | | | | | | | | | 1 |
|--|------------------|---------------|---|--|--------|----------------|---------------|----------|-----------|--------|--------------|---------------------------------------|---------|----------|-----------|----------|---------|---------|------------|
| SS | | | | | | 1 | | | 1 | 1 | Bits | · · · · · · · · · · · · · · · · · · · | | ı | 1 | 1 | 1 | | 4 |
| Virtual Address (BF8E_#) | Register Name | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| | USB | 31:16 | | DATA<31:16> | | | | | | | | | | | 0000 | | | | |
| 3028 | FIFO2 | 15:0 | | DATA<15:0> | | | | | | | | | | 0000 | | | | | |
| | USB | 31:16 | | DATA<31:16> 00 | | | | | | | | | 0000 | | | | | | |
| 302C | FIFO3 | 15:0 | | | | | | | | | DATA<15:0> | | | | | | | | 0000 |
| | USB | 31:16 | | | | | | | | D | ATA<31:16> | | | | | | | | 0000 |
| 3030 | FIFO4 | 15:0 | | | | | | | | С | DATA<15:0> | | | | | | | | 0000 |
| 0004 | USB | 31:16 | | | | | | | | D | ATA<31:16> | | | | | | | | 0000 |
| 3034 | FIFO5 | 15:0 | | | | | | | | | DATA<15:0> | | | | | | | | 0000 |
| 3038 | USB | 31:16 | | | | | | | | D | ATA<31:16> | | | | | | | | 0000 |
| 3038 | FIFO6 | 15:0 | | | | | | | | | ATA<15:0> | | | | | | | | 0000 |
| 303C | USB | 31:16 | | | | | | | | D | ATA<31:16> | | | | | | | | 0000 |
| 3030 | FIFO7 | 15:0 | | | | | | | | | OATA<15:0> | | | | | | | | 0000 |
| 3060 | 060 USBOTG 31:16 | | | 1 | _ | RXDPB | RXFIFOSZ<3:0> | | | _ | 1 | - | TXDPB | | TXFIFOSZ | | | 0000 | |
| 3000 | 1 | | | 1 | _ | _ | - | 1 | TXEDMA | RXEDMA | BDEV | FSDEV | LSDEV | VBUS- | <1:0> | HOSTMODE | HOSTREQ | SESSION | N 0080 |
| 3064 | USB | 31:16 | _ | _ | _ | RXFIFOAD<12:0> | | | | | | | | | | 0000 | | | |
| 3004 | FIFOA | 15:0 | _ | _ | _ | TXFIFOAD<12:0> | | | | | | | | | | | | | |
| 306C | USB | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| 0000 | HWVER | 15:0 | RC | | VEI | RMAJOR<4: | | | | | | | VERMINO | R<9:0> | | | | | 0800 |
| 3078 | USB | 31:16 | | | | VPLEN | <7:0> | | | | | WTCON<3:0> WTID<3:0> | | | | | 3C5C | | |
| 00.0 | INFO | 15:0 | | DMACHAN | S<3:0> | | | RAMBI | TS<3:0> | | | RXENDPTS<3:0> TXENDPTS<3:0> | | | | <3:0> | | 8C77 | |
| 307C | USB | 31:16 | _ | _ | _ | _ | _ | _ | NRSTX | NRST | | | | LSEOF<7: | | | | | 0072 |
| | EOFRST | 15:0 | | | | FSEOF | | | | | | HSEOF<7:0> | | | | | | 7780 | |
| 3080 | USB | 31:16 | _ | | | TX | HUBPRT<6: | 0> | 1 | 1 | MULTTRAN | | | | BADD<6:0> | | | | 0000 |
| | E0TXA | 15:0 | | _ | _ | _ | _ | _ | _ | _ | _ | | | | | | | 0000 | |
| 3084 | USB | 31:16 | _ | | | RX | HUBPRT<6 | | | | MULTTRAN | | | RXHU | BADD<6:0> | 1 | | | 0000 |
| | E0RXA | 15:0 | _ | _ | _ | | | _ | _ | _ | _ | _ | _ | | | _ | _ | | 0000 |
| 3088 | USB | 31:16 | | | | TX | HUBPRT<6: | 0> | | | MULTTRAN | | | | BADD<6:0> | | | | 0000 |
| | E1TXA | 15:0 | | | _ | | | | _ | _ | | | | | DDR<6:0> | | | | 0000 |
| 308C | USB E1RXA | 31:16 | | | | | HUBPRT<6 | | | | MULTTRAN | | | | BADD<6:0> | | | | 0000 |
| | | 15:0 | | _ | _ | | | <u> </u> | _ | _ | MI II TTD AN | | | | DDR<6:0> | | | | 0000 |
| 3090 | USB E2TXA | | | | | | | | BADD<6:0> | | | | 0000 | | | | | | |
| \vdash | | 15:0 | | _ | _ | | | | | | | | | | 0000 | | | | |
| 3094 | USB E2RXA | 31:16 15:0 | | — RXHUBPRT<6:0> MULTTRAN RXHUBADD<6:0> | | | | | | | | | 0000 | | | | | | |
| \vdash | | | RXFADDR-6:0> | | | | | | | | 0000 | | | | | | | | |
| 3098 USB E3TXA 31:16 — TXHUBPRT<6:0> MULTTRAN TXHUBADD<6:0> TXFADDR<6:0> TXFADDR<6:0> | | | | | | | | 0000 | | | | | | | | | | | |
| لــــا | | | Unknown value on Reset: — = unimplemented, read as '0'. Reset values are shown in hexadecimal | | | | | | | | | | | | | | | | |

Legend: Note x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

^{1:} 2: 3: 4: Device mode.

Host mode.

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [pin name]R registers, where [pin name] refers to the peripheral pins listed in Table 12-2, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-2.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX



REGISTER 20-3: SQI1CFG: SQI CONFIGURATION REGISTER (CONTINUED)

bit 12 **BURSTEN:** Burst Configuration bit⁽¹⁾

1 = Burst is enabled

0 = Burst is not enabled

bit 11 Reserved: Must be programmed as '0'

bit 10 HOLD: Hold bit

In Single Lane or Dual Lane mode, this bit is used to drive the SQID3 pin, which can be used for devices with a HOLD input pin. The meaning of the values for this bit will depend on the device to which SQID3 is connected.

bit 9 WP: Write Protect bit

In Single Lane or Dual Lane mode, this bit is used to drive the SQID2 pin, which can be used with devices with a write-protect pin. The meaning of the values for this bit will depend on the device to which SQID2 is connected.

bit 8-6 **Unimplemented:** Read as '0'

bit 5 LSBF: Data Format Select bit

1 = LSB is sent or received first

0 = MSB is sent or received first

bit 4 CPOL: Clock Polarity Select bit

1 = Active-low SQICLK (SQICLK high is the Idle state)

0 = Active-high SQICLK (SQICLK low is the Idle state)

bit 3 CPHA: Clock Phase Select bit

1 = SQICLK starts toggling at the start of the first data bit

0 = SQICLK starts toggling at the middle of the first data bit

bit 2-0 MODE<2:0>: Mode Select bits

111 = Reserved

•

•

100 = Reserved

011 = XIP mode is selected (when this mode is entered, the module behaves as if executing in place (XIP), but uses the register data to control timing)

010 = DMA mode is selected

001 = CPU mode is selected (the module is controlled by the CPU in PIO mode. This mode is entered when leaving Boot or XIP mode)

000 = Reserved

Note 1: This bit must be programmed as '1'.

REGISTER 22-2: UXSTA: UARTX STATUS AND CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|
| 24.24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | | |
| 31:24 | _ | _ | - | - | _ | _ | _ | ADM_EN | | |
| 22.40 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | |
| 23:16 | ADDR<7:0> | | | | | | | | | |
| 45.0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-1 | | |
| 15:8 | UTXISE | L<1:0> | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | | |
| 7.0 | R/W-0 | R/W-0 | R/W-0 | R-1 | R-0 | R-0 | R/W-0 | R-0 | | |
| 7:0 | URXISE | L<1:0> | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-25 Unimplemented: Read as '0'

bit 24 ADM EN: Automatic Address Detect Mode Enable bit

1 = Automatic Address Detect mode is enabled

0 = Automatic Address Detect mode is disabled

bit 23-16 ADDR<7:0>: Automatic Address Mask bits

When the ADM_EN bit is '1', this value defines the address character to use for automatic address detection.

bit 15-14 UTXISEL<1:0>: TX Interrupt Mode Selection bits

- 11 = Reserved, do not use
- 10 = Interrupt is generated and asserted while the transmit buffer is empty
- 01 = Interrupt is generated and asserted when all characters have been transmitted
- 00 = Interrupt is generated and asserted while the transmit buffer contains at least one empty space

bit 13 UTXINV: Transmit Polarity Inversion bit

If IrDA mode is disabled (i.e., IREN (UxMODE<12>) is '0'):

- 1 = UxTX Idle state is '0'
- 0 = UxTX Idle state is '1'

If IrDA mode is enabled (i.e., IREN (UxMODE<12>) is '1'):

- 1 = IrDA encoded UxTX Idle state is '1'
- 0 = IrDA encoded UxTX Idle state is '0'
- bit 12 URXEN: Receiver Enable bit
 - 1 = UARTx receiver is enabled. UxRX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx receiver is disabled. UxRX pin is ignored by the UARTx module
- bit 11 UTXBRK: Transmit Break bit
 - 1 = Send Break on next transmission. Start bit followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
 - 0 = Break transmission is disabled or completed
- bit 10 UTXEN: Transmit Enable bit
 - 1 = UARTx transmitter is enabled. UxTX pin is controlled by UARTx (if ON = 1)
 - 0 = UARTx transmitter is disabled. Any pending transmission is aborted and buffer is reset
- bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
 - 1 = Transmit buffer is full
 - 0 = Transmit buffer is not full, at least one more character can be written
- bit 8 TRMT: Transmit Shift Register is Empty bit (read-only)
 - 1 = Transmit shift register is empty and transmit buffer is empty (the last transmission has completed)
 - 0 = Transmit shift register is not empty, a transmission is in progress or queued in the transmit buffer

23.1 PMP Control Registers

TABLE 23-1: PARALLEL MASTER PORT REGISTER MAP

| ess | | • | | | | | | | | В | its | | | | | | | | |
|-----------------------------|---------------------------------|---------------|-------------------|------------|-------|-------|----------|--------|-----------|----------|-------------|---------------|------|-------|--------|------|---------|-------|------------|
| Virtual Address (BF82_#) | Register Name ⁽¹⁾ | Bit Range | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | All Resets |
| E000 | PMCON | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | RDSTART | _ | | _ | _ | | DUALBUF | | 0000 |
| L000 | 1 WOON | 15:0 | ON | _ | SIDL | ADRML | X<1:0> | PMPTTL | PTWREN | PTRDEN | CSF | <1:0> | ALP | CS2P | CS1P | _ | WRSP | RDSP | 0000 |
| E010 | 10 PMMODE | 31:16 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ | 0000 |
| | | 15:0 | BUSY | IRQM | <1:0> | INCM | <1:0> | MODE16 | MODE | <1:0> | WAITE | 3<1:0> | | WAITN | Λ<3:0> | | WAITE | <1:0> | 0000 |
| | | 31:16 | _ | _ | _ | _ | | _ | _ | _ | _ | _ | _ | _ | _ | | _ | _ | 0000 |
| E020 P | PMADDR | DR 15:0 | CS2 | CS1 | | | | | | | ADDR- | <13:0> | | | | | | | 0000 |
| | | | ADDR15 | ADDR14 | | | | | | | | 110.07 | | | | | | | 0000 |
| E030 | PMDOUT | 31:16 | | _ | _ | _ | | _ | _ | | | | | _ | _ | | _ | _ | 0000 |
| | | 15:0 | | | | | | | | | | 0000 | | | | | | | |
| E040 | PMDIN | 31:16 | _ | _ | _ | _ | | _ | _ | - DATAIN | — L 45:0 | _ | _ | _ | _ | _ | _ | | 0000 |
| | | 15:0 | DATAIN<15:0> 0000 | | | | | | | | | _ | | | | | | | |
| E050 | PMAEN | 31:16 | _ | _ | _ | | | _ | _ | | | | | _ | _ | _ | _ | _ | 0000 |
| | | 15:0 | | | | | | | | | | | | | 0000 | | | | |
| E060 | PMSTAT | 31:16 | _ | — IDO// | _ | _ | | - | - | - | - | - | | _ | - | | - | | 0000 |
| | | 15:0 31:16 | IBF — | IBOV — | _ | | IB3F | IB2F | IB1F — | IB0F | OBE — | OBUF — | | _ | OB3E | OB2E | OB1E | OB0E | 008F |
| E070 | PMWADDR | 31.10 | WCS2 | WCS1 | _ | | | _ | _ | | | | | _ | | | _ | | 0000 |
| E070 | FIVIVVADDR | 15:0 | | WADDR14 | | | <u> </u> | _ | | | WADDF | | | | | | _ | | 0000 |
| | | 31:16 | — — | — WADDK14 | _ | _ | | _ | _ | _ | WADD! | K<13:0> | | _ | _ | _ | _ | _ | 0000 |
| E000 | PMRADDR | 31.10 | RCS2 | RCS1 | | | | | | | | | | | | | | | 0000 |
| E000 | LINIKADDK | 15:0 | RADDR15 | | | | | | | | RADDR | | | | | | | | 0000 |
| | | 31:16 | 31:16 | - KADDK14 | _ | _ | | _ | _ | _ | KADDR | (<13:0> — | _ | _ | _ | _ | _ | _ | 0000 |
| E090 | PMRDIN | 15:0 | 15:0 | _ | _ | _ | | | | _ | DATAIN<15: | | | | | | _ | | 0000 |
| | | 13.0 | | | | | | | | | MIAIN<15: | U <i>></i> | | | | | | | 0000 |

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 28-11: ADCCSS2: ADC COMMON SCAN SELECT REGISTER 2

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 24.24 | U-0 |
| 31:24 | _ | - | _ | - | _ | _ | - | _ |
| 22.40 | U-0 |
| 23:16 | _ | _ | _ | _ | _ | _ | _ | _ |
| 45.0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 15:8 | _ | _ | _ | CSS44 | CSS43 | CSS42 ⁽²⁾ | CSS41 ⁽²⁾ | CSS40 ⁽²⁾ |
| 7.0 | R/W-0 |
| 7:0 | CSS39 ⁽²⁾ | CSS38 ⁽²⁾ | CSS37 ⁽²⁾ | CSS36 ⁽²⁾ | CSS35 ⁽²⁾ | CSS34 ⁽¹⁾ | CSS33 ⁽¹⁾ | CSS32 ⁽¹⁾ |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-0 CSS44:CSS32: Analog Common Scan Select bits

Analog inputs 44 to 32 are always Class 3, as there are only 32 triggers available.

1 = Select ANx for input scan 0 = Skip ANx for input scan

Note 1: This bit is not available on 64-pin devices.

2: This bit is not available on 64-pin and 100-pin devices.

REGISTER 29-9: CIRXMN: CAN ACCEPTANCE FILTER MASK 'n' REGISTER ('n' = 0-3)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 | | | |
|--------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|--|--|--|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 31.24 | SID<10:3> | | | | | | | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 | | | |
| 23.10 | | SID<2:0> | | _ | MIDE | _ | EID< | 17:16> | | | |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 13.6 | EID<15:8> | | | | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | | | |
| 7:0 | | | | EID<7 | 7:0> | | | | | | |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

1 = Include bit, SIDx, in filter comparison

0 = Bit SIDx is 'don't care' in filter operation

bit 20 Unimplemented: Read as '0'

bit 19 MIDE: Identifier Receive Mode bit

1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter

0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 Unimplemented: Read as '0'

bit 17-0 **EID<17:0>:** Extended Identifier bits

1 = Include bit, EIDx, in filter comparison

0 = Bit EIDx is 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGISTER 29-20: CiFIFOCONn: CAN FIFO CONTROL REGISTER 'n' ('n' = 0-31)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|--------------|-------------------|-----------------------|-----------------------|----------------------|-------------------|--------------------------|------------------|------------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| 31.24 | _ | _ | _ | _ | _ | _ | 1 | _ |
| 23:16 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 23.10 | _ | _ | _ | | | FSIZE<4:0> ⁽¹ |) | |
| 15:8 | U-0 | S/HC-0 | S/HC-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
| 15.6 | _ | FRESET | UINC | DONLY ⁽¹⁾ | _ | _ | _ | _ |
| 7:0 | R/W-0 | R-0 | R-0 | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7.0 | TXEN | TXABAT ⁽²⁾ | TXLARB ⁽³⁾ | TXERR ⁽³⁾ | TXREQ | RTREN | TXPR | <1:0> |

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 Unimplemented: Read as '0'

bit 20-16 FSIZE<4:0>: FIFO Size bits(1)

11111 = FIFO is 32 messages deep

•

•

.

00010 = FIFO is 3 messages deep

00001 = FIFO is 2 messages deep

00000 = FIFO is 1 message deep

bit 15 **Unimplemented:** Read as '0'

bit 14 FRESET: FIFO Reset bits

1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action

0 = No effect

bit 13 UINC: Increment Head/Tail bit

 $\overline{\text{TXEN}} = 1$: (FIFO configured as a Transmit FIFO)

When this bit is set, the FIFO head will increment by a single message

TXEN = 0: (FIFO configured as a Receive FIFO)

When this bit is set, the FIFO tail will increment by a single message

bit 12 **DONLY:** Store Message Data Only bit⁽¹⁾

TXEN = 1: (FIFO configured as a Transmit FIFO)

This bit is not used and has no effect.

TXEN = 0: (FIFO configured as a Receive FIFO)

1 = Only data bytes will be stored in the FIFO

0 = Full message is stored, including identifier

bit 11-8 **Unimplemented:** Read as '0'

bit 7 TXEN: TX/RX Buffer Selection bit

1 = FIFO is a Transmit FIFO

0 = FIFO is a Receive FIFO

- **Note 1:** These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).
 - 2: This bit is updated when a message completes (or aborts) or when the FIFO is reset.
 - 3: This bit is reset on any read of this register or when the FIFO is reset.

FIGURE 37-26: TRANSMIT SIGNAL TIMING RELATIONSHIPS AT THE MII




FIGURE 37-27: RECEIVE SIGNAL TIMING RELATIONSHIPS AT THE MII




TABLE A-10: PERIPHERAL DIFFERENCES (CONTINUED)

| PIC32MX5XX/6XX/7XX Feature | PIC32MZ EF Feature |
|---|---|
| Eth | ernet |
| | On PIC32MZ EF devices, the input clock divider for the Ethernet module has expanded options to accommodate the faster peripheral bus clock. |
| CLKSEL<3:0> (EMAC1MCFG<5:2>) 1000 = SYSCLK divided by 40 0111 = SYSCLK divided by 28 0110 = SYSCLK divided by 20 0101 = SYSCLK divided by 14 0100 = SYSCLK divided by 10 0011 = SYSCLK divided by 8 0010 = SYSCLK divided by 6 000x = SYSCLK divided by 4 | CLKSEL<3:0> (EMAC1MCFG<5:2>) 1010 = PBCLK5 divided by 50 1001 = PBCLK5 divided by 48 1000 = PBCLK5 divided by 40 0111 = PBCLK5 divided by 28 0110 = PBCLK5 divided by 20 0101 = PBCLK5 divided by 14 0100 = PBCLK5 divided by 10 0011 = PBCLK5 divided by 8 0010 = PBCLK5 divided by 6 000x = PBCLK5 divided by 4 |
| Comparator/Compara | ator Voltage Reference |
| On PIC32MX devices, it was possible to select the VREF+ pin as the output to the CVREFOUT pin. | On PIC32MZ EF devices, the CVREFOUT pin must come from the resistor network. |
| VREFSEL (CVRCON<10>) 1 = CVREF = VREF+ 0 = CVREF is generated by the resistor network | This bit is not available. |
| On PIC32MX devices, the internal voltage reference (IVREF) could be chosen by the BGSEL<1:0> bits. | On PIC32MZ EF devices, IVREF is fixed and cannot be changed. |
| BGSEL<1:0> (CVRCON<9:8>) 11 = IVREF = VREF+ 10 = Reserved 01 = IVREF = 0.6V (nominal, default) 00 = IVREF = 1.2V (nominal) | These bits are not available. |
| Change N | lotification |
| On PIC32MX devices, Change Notification is controlled by the CNCON, CNEN, and CNPUE registers. | On PIC32MZ EF devices, Change Notification functionality has been relocated into each I/O port and is controlled by the CNPUx, CNPDx, CNCONx, CNENx, and CNSTATx registers. |
| Syste | m Bus |
| On PIC32MX devices, the System Bus registers can be used to configure RAM memory for data and program memory partitions, cacheability of Flash memory, and RAM Wait states. These registers are: BMXCON, BMXDKPBA, BMXDUDBA, BMXDUPBA, BMXPUPBA, BMXDRMSZ, BMXPFMSZ, and BMXBOOTSZ. | On PIC32MZ EF devices, a new System Bus is utilized that supports using RAM memory for program or data without the need for special configuration. Therefore, no special registers are associated with the System Bus to configure these features. |
| On PIC32MX devices, various arbitration modes are used as initiators on the System Bus. These modes can be selected by the BMXARB<2:0> (BMXCON<2:0>) bits. | On PIC32MZ EF devices, a new arbitration scheme has been implemented on the System Bus. All initiators use the Least Recently Serviced (LRS) scheme, with the exception of the DMA, CPU, and the Flash Controller. |
| | The Flash Controller always has High priority over LRS initiators. |
| | The DMA and CPU (when servicing an interrupt) can be selected to have LRS or High priority using the DMAPRI (CFGCON<25>) and CPUPRI (CFGCON<24>) bits. |

B.12 Crypto Engine

Table B-7 lists the changes available for the Crypto Engine.

TABLE B-7: CRYPTO DIFFERENCES

| PIC32MZ EC Feature | PIC32MZ EF Feature | | | | | |
|---|--|--|--|--|--|--|
| Output Data Format | | | | | | |
| On PIC32MZ EC devices, the output of the Crypto Engine is always in big-endian format, usually requiring a software (or DMA) solution to put the data into little-endian format, which the core handles natively. | On PIC32MZ EF devices, the SWAPOEN bit (CECON<7>) has been added to control output byte swapping. This bit, when enabled, will byte-swap the output. | | | | | |

B.13 Device Configuration and Control

A number of enhancements have been added to the PIC32MZ EF devices that allow greater control and flexibility on the device. Some bit fields have also changed location. Table B-8 lists these changes.

TABLE B-8: DEVICE CONFIGURATION AND CONTROL DIFFERENCES

| PIC32MZ EC Feature | PIC32MZ EF Feature | | | | | | | |
|---|--|--|--|--|--|--|--|--|
| MCLR Pin Configuration | | | | | | | | |
| On PIC32MZ EC devices, the MCLR pin always generate a system reset. | On PIC32MZ EF devices, the MCLR pin can now be configured to generate either a system Reset or an emulated POR Reset. SMCLR (DEVCFG0<15>) 1 = MCLR pin generates a normal system Reset 0 = MCLR pin generates an emulated POR Reset | | | | | | | |
| I/O Analog Charge Pump | | | | | | | | |
| Low VDD environments cause attenuation of analog inputs. | A new bit enables an I/O charge pump, which improves analog performance when operating at lower VDD. | | | | | | | |
| | IOANCPEN (CFGCON<7>) 1 = Charge pump is enabled 0 = Charge pump is disabled | | | | | | | |
| EBI Ready | Pin Control | | | | | | | |
| EBIRDYINV<3:1> (CFGEBIC<30:28>) EBIRDYEN<3:1> (CFGEBIC<26:24>) | The EBIRDY control bits have been moved. EBIRDYINV<3:1> (CFGEBIC<31:29>) EBIRDYEN<3:1> (CFGEBIC<27:25>) | | | | | | | |
| Boot Flash Sec | quence Control | | | | | | | |
| On PIC32MZ EC devices, the Boot Flash Sequence (specifying which boot memory was mapped to the lower boot alias) was determined with the BFxSEQ0 registers. | On PIC32MZ EF devices, the Boot Flash Sequence has been moved to the BFxSEQ3 register. | | | | | | | |