

Welcome to [E-XFL.COM](http://E-XFL.COM)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	EBI/EMI, Ethernet, I²C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efe144-e-jwx">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efe144-e-jwx</a>

TABLE 1: PIC32MZ EF FAMILY FEATURES (CONTINUED)

Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Peripherals								RNG	DMA Channels (Programmable/Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	PMP	EBI	SQI	RTCC	Ethernet	Pins I/O	JTAG	Trace
						Remappable Pins	Timers/Capture/Compare <sup>(1)</sup>	UART	SPI/I <sup>2</sup> S	External Interrupts <sup>(2)</sup>	CAN 2.0B	Crypto														
PIC32MZ1024EFG064	1024	512	64	TQFP, QFN	160	34	9/9/9	6	4	5	0	N	Y	8/12	24	2	Y	4	Y	N	Y	Y	46	Y	Y	
PIC32MZ1024EFH064											2	N	Y	8/16												
PIC32MZ1024EFM064											2	Y	Y	8/18												
PIC32MZ2048EFG064											0	N	Y	8/12												
PIC32MZ2048EFH064 <sup>(3)</sup>											2	N	Y	8/16												
PIC32MZ2048EFM064											2	Y	Y	8/18												
PIC32MZ1024EFG100											0	N	Y	8/12												
PIC32MZ1024EFH100	2048	512	100	TQFP	160	51	9/9/9	6	6	5	0	N	Y	8/12	40	2	Y	5	Y	Y	Y	Y	Y	78	Y	Y
PIC32MZ1024EFM100											2	N	Y	8/16												
PIC32MZ2048EFG100											2	Y	Y	8/18												
PIC32MZ2048EFH100 <sup>(3)</sup>											0	N	Y	8/12												
PIC32MZ2048EFM100											2	N	Y	8/16												
PIC32MZ1024EFG124											2	N	Y	8/16												
PIC32MZ1024EFH124											2	Y	Y	8/18												
PIC32MZ1024EFM124											0	N	Y	8/12												
PIC32MZ2048EFG124	1024	512	124	VTLA	160	53	9/9/9	6	6	5	0	N	Y	8/12	48	2	Y	5	Y	Y	Y	Y	Y	97	Y	Y
PIC32MZ2048EFH124											2	N	Y	8/16												
PIC32MZ2048EFM124											2	Y	Y	8/18												
PIC32MZ1024EFG144											0	N	Y	8/12												
PIC32MZ1024EFH144											2	N	Y	8/16												
PIC32MZ1024EFM144											2	Y	Y	8/18												
PIC32MZ2048EFG144											0	N	Y	8/12												
PIC32MZ2048EFH144 <sup>(3)</sup>											2	N	Y	8/16												
PIC32MZ2048EFM144											2	Y	Y	8/18												

Note 1: Eight out of nine timers are remappable.  
 2: Four out of five external interrupts are remappable.  
 3: This device is available with a 252 MHz speed rating.

## Table of Contents

1.0	Device Overview .....	15
2.0	Guidelines for Getting Started with 32-bit Microcontrollers .....	37
3.0	CPU .....	43
4.0	Memory Organization .....	61
5.0	Flash Program Memory .....	99
6.0	Resets .....	109
7.0	CPU Exceptions and Interrupt Controller .....	115
8.0	Oscillator Configuration .....	153
9.0	Prefetch Module .....	169
10.0	Direct Memory Access (DMA) Controller .....	173
11.0	Hi-Speed USB with On-The-Go (OTG) .....	197
12.0	I/O Ports .....	247
13.0	Timer1 .....	283
14.0	Timer2/3, Timer4/5, Timer6/7, and Timer8/9 .....	287
15.0	Deadman Timer (DMT) .....	293
16.0	Watchdog Timer (WDT) .....	301
17.0	Input Capture .....	305
18.0	Output Compare .....	309
19.0	Serial Peripheral Interface (SPI) and Inter-IC Sound ( $I^2S$ ) .....	315
20.0	Serial Quad Interface (SQI) .....	325
21.0	Inter-Integrated Circuit ( $I^2C$ ) .....	353
22.0	Universal Asynchronous Receiver Transmitter (UART) .....	361
23.0	Parallel Master Port (PMP) .....	369
24.0	External Bus Interface (EBI) .....	383
25.0	Real-Time Clock and Calendar (RTCC) .....	391
26.0	Crypto Engine .....	401
27.0	Random Number Generator (RNG) .....	421
28.0	12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) .....	427
29.0	Controller Area Network (CAN) .....	485
30.0	Ethernet Controller .....	523
31.0	Comparator .....	567
32.0	Comparator Voltage Reference (CVREF) .....	571
33.0	Power-Saving Features .....	575
34.0	Special Features .....	581
35.0	Instruction Set .....	605
36.0	Development Support .....	607
37.0	Electrical Characteristics .....	611
38.0	Extended Temperature Electrical Characteristics .....	663
39.0	252 MHz Electrical Characteristics .....	669
40.0	AC and DC Characteristics Graphs .....	675
41.0	Packaging Information .....	677
	The Microchip Web Site .....	733
	Customer Change Notification Service .....	733
	Customer Support .....	733
	Product Identification System .....	734

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## 1.0 DEVICE OVERVIEW


**Note:** This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the “*PIC32 Family Reference Manual*”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

This data sheet contains device-specific information for PIC32MZ EF devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MZ EF family of devices.

Table 1-21 through Table 1-22 list the pinout I/O descriptions for the pins shown in the device pin tables (see Table 2 through Table 5).

**FIGURE 1-1: PIC32MZ EF FAMILY BLOCK DIAGRAM**



### 3.1.4 FLOATING POINT UNIT (FPU)

The Floating Point Unit (FPU), Coprocessor (CP1), implements the MIPS Instruction Set Architecture for floating point computation. The implementation supports the ANSI/IEEE Standard 754 (IEEE for Binary Floating Point Arithmetic) for 32-bit and 64-bit floating point data formats. The FPU can be programmed to have thirty-two 32-bit or 64-bit floating point registers used for floating point operations.

The performance is optimized for 32-bit formats. Most instructions have one FPU cycle throughput and four FPU cycle latency. The FPU implements the multiply-add (MADD) and multiply-sub (MSUB) instructions with intermediate rounding after the multiply function. The result is guaranteed to be the same as executing a MUL and an ADD instruction separately, but the instruction latency, instruction fetch, dispatch bandwidth, and the total number of register accesses are improved.

IEEE denormalized input operands and results are supported by hardware for some instructions. IEEE denormalized results are not supported by hardware in general, but a fast flush-to-zero mode is provided to optimize performance. The fast flush-to-zero mode is enabled through the FCCR register, and use of this mode is recommended for best performance when denormalized results are generated.

The FPU has a separate pipeline for floating point instruction execution. This pipeline operates in parallel with the integer core pipeline and does not stall when the integer pipeline stalls. This allows long-running FPU operations, such as divide or square root, to be partially masked by system stalls and/or other integer unit instructions. Arithmetic instructions are always dispatched and completed in order, but loads and stores can complete out of order. The exception model is "precise" at all times.

Table 3-4 contains the floating point instruction latencies and repeat rates for the processor core. In this table, 'Latency' refers to the number of FPU cycles necessary for the first instruction to produce the result needed by the second instruction. The "Repeat Rate" refers to the maximum rate at which an instruction can be executed per FPU cycle.

**TABLE 3-4: FPU INSTRUCTION LATENCIES AND REPEAT RATES**

Op code	Latency (FPU Cycles)	Repeat Rate (FPU Cycles)
ABS.[S,D], NEG.[S,D], ADD.[S,D], SUB.[S,D], C.cond.[S,D], MUL.S	4	1
MADD.S, MSUB.S, NMADD.S, NMSUB.S, CABS.cond.[S,D]	4	1
CVT.D.S, CVT.PS.PW, CVT.[S,D].[W,L]	4	1
CVT.S.D, CVT.[W,L].[S,D], CEIL.[W,L].[S,D], FLOOR.[W,L].[S,D], ROUND.[W,L].[S,D], TRUNC.[W,L].[S,D]	4	1
MOV.[S,D], MOVF.[S,D], MOVN.[S,D], MOVT.[S,D], MOVZ.[S,D]	4	1
MUL.D	5	2
MADD.D, MSUB.D, NMADD.D, NMSUB.D	5	2
RECIP.S	13	10
RECIP.D	26	21
RSQRT.S	17	14
RSQRT.D	36	31
DIV.S, SQRT.S	17	14
DIV.D, SQRT.D	32	29
MTC1, DMTC1, LWC1, LDC1, LDXC1, LUXC1, LWXC1	4	1
MFC1, DMFC1, SWC1, SDC1, SDXC1, SUXC1, SWXC1	1	1

**Legend:** S = Single (32-bit) D = Double (64-bit)  
W = Word (32-bit) L = Long word (64-bit)

TABLE 4-21: SYSTEM BUS TARGET 13 REGISTER MAP

Virtual Address (BF8F #)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
B420	SBT13ELOG1	31:16	MULTI	—	—	—												—	0000
		15:0																CMD<2:0>	0000
B424	SBT13ELOG2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	GROUP<1:0>	0000
B428	SBT13ECON	31:16	—	—	—	—	—	—	—	ERRP	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
B430	SBT13ECLRS	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR 0000	
B438	SBT13ECLRM	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR 0000	
B440	SBT13REG0	31:16																xxxx	
		15:0																xxxx	
B450	SBT13RD0	31:16	—	—	—	—	—	—	PRI	—								xxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0 xxxx	
B458	SBT13WR0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0 xxxx	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

Virtual Address (Bit81 #)	Register Name <sup>(1)</sup>	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
05FC	OFF047	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0600	OFF048	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0604	OFF049	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0608	OFF050	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
060C	OFF051	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0610	OFF052	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0614	OFF053	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0618	OFF054	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
061C	OFF055	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0620	OFF056	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0624	OFF057	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0628	OFF058	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
062C	OFF059	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0630	OFF060	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	
0634	OFF061	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<17:16>	0000	
		15:0	VOFF<15:1>														—	0000	

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

**2:** This bit or register is not available on 64-pin devices.

**3:** This bit or register is not available on devices without a CAN module.

**4:** This bit or register is not available on 100-pin devices.

**5:** Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

**6:** Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

**7:** This bit or register is not available on devices without a Crypto module.

**8:** This bit or register is not available on 124-pin devices.

## 10.1 DMA Control Registers

TABLE 10-1: DMA GLOBAL REGISTER MAP

Virtual Address (BF81_#)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
1000	DMACON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	—	SUSPEND	DMABUSY	—	—	—	—	—	—	—	—	—	—	0000
1010	DMASTAT	31:16	RDWR	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	DMACH<2:0>	0000
1020	DMAADDR	31:16	DMAADDR<31:0>															0000
		15:0	DMAADDR<31:0>															0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See [Section 12.3 "CLR, SET, and INV Registers"](#) for more information.

TABLE 10-2: DMA CRC REGISTER MAP

Virtual Address (BF81_#)	Register Name	Bit Range	Bits															All Resets							
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0							
1030	DCRCCON	31:16	—	—	BYTO<1:0>	WBO	—	—	BITO	—	—	—	—	—	—	—	—	0000							
		15:0	—	—	—	PLEN<4:0>				CRCEN	CRCAPP	CRCTYP	—	—	CRCCH<2:0>			0000							
1040	DCRCDATA	31:16	DCRCDATA<31:0>															0000							
		15:0	DCRCDATA<31:0>															0000							
1050	DCRCXOR	31:16	DCRCXOR<31:0>															0000							
		15:0	DCRCXOR<31:0>															0000							

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.3 "CLR, SET, and INV Registers"](#) for more information.

## REGISTER 11-30: USBCRCON: USB CLOCK/RESET CONTROL REGISTER (CONTINUED)

- bit 3   **SENDMONEN:** Session End VBUS Monitoring for OTG Enable bit  
    1 = Enable monitoring for VBUS in Session End range (between 0.2V and 0.8V)  
    0 = Disable monitoring for VBUS in Session End range
- bit 2   **USBIE:** USB General Interrupt Enable bit  
    1 = Enables general interrupt from USB module  
    0 = Disables general interrupt from USB module
- bit 1   **USBRIE:** USB Resume Interrupt Enable bit  
    1 = Enable remote resume from suspend Interrupt  
    0 = Disable interrupt to a Remote Devices USB resume signaling
- bit 0   **USBWKUPEN:** USB Activity Detection Interrupt Enable bit  
    1 = Enable interrupt for detection of activity on USB bus in Sleep mode  
    0 = Disable interrupt for detection of activity on USB bus in Sleep mode

## 19.0 SERIAL PERIPHERAL INTERFACE (SPI) AND INTER-IC SOUND (I<sup>2</sup>S)

**Note:** This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 23. "Serial Peripheral Interface (SPI)"** (DS60001106) in the **"PIC32 Family Reference Manual"**, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).


The SPI/I<sup>2</sup>S module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices, as well as digital audio devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters, and so on.

The SPI/I<sup>2</sup>S module is compatible with Motorola® SPI and SIOP interfaces.

The following are key features of the SPI module:

- Master and Slave modes support
- Four different clock formats
- Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
  - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- Operation during Sleep and Idle modes
- Audio Codec Support:
  - I<sup>2</sup>S protocol
  - Left-justified
  - Right-justified
  - PCM

**FIGURE 19-1: SPI/I<sup>2</sup>S MODULE BLOCK DIAGRAM**



## REGISTER 26-5: CESTAT: CRYPTO ENGINE STATUS REGISTER (CONTINUED)

bit 16 **ACTIVE:** Buffer Descriptor Processor Status bit

1 = BDP is active

0 = BDP is idle

bit 15-0 **BDCTRL<15:0>:** Descriptor Control Word Status bits

These bits contain the Control Word for the current Buffer Descriptor.

## REGISTER 28-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 20-16 **STRGSR<4:0>**: Scan Trigger Source Select bits

11111 = Reserved

•

•

•

01101 = Reserved

01100 = Comparator 2 (COUT)

01011 = Comparator 1 (COUT)

01010 = OCMP5

01001 = OCMP3

01000 = OCMP1

00111 = TMR5 match

00110 = TMR3 match

00101 = TMR1 match

00100 = INT0 External interrupt

00011 = Reserved

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge trigger (GSWTRG)

00000 = No Trigger

bit 15 **ON**: ADC Module Enable bit

1 = ADC module is enabled

0 = ADC module is disabled

**Note:** The ON bit should be set only after the ADC module has been configured.

bit 14 **Unimplemented**: Read as '0'

bit 13 **SIDL**: Stop in Idle Mode bit

1 = Discontinue module operation when device enters Idle mode

0 = Continue module operation in Idle mode

bit 12 **AICPMPEN**: Analog Input Charge Pump Enable bit

1 = Analog input charge pump is enabled (default)

0 = Analog input charge pump is disabled

bit 11 **CVDEN**: Capacitive Voltage Division Enable bit

1 = CVD operation is enabled

0 = CVD operation is disabled

bit 10 **FSSCLKEN**: Fast Synchronous System Clock to ADC Control Clock bit

1 = Fast synchronous system clock to ADC control clock is enabled

0 = Fast synchronous system clock to ADC control clock is disabled

bit 9 **FSPBCLKEN**: Fast Synchronous Peripheral Clock to ADC Control Clock bit

1 = Fast synchronous peripheral clock to ADC control clock is enabled

0 = Fast synchronous peripheral clock to ADC control clock is disabled

bit 8-7 **Unimplemented**: Read as '0'

bit 6-4 **IRQVS<2:0>**: Interrupt Vector Shift bits

To determine interrupt vector address, this bit specifies the amount of left shift done to the ARDYx status bits in the ADCDSTAT1 and ADCDSTAT2 registers, prior to adding with the ADCBASE register.

Interrupt Vector Address = Read Value of ADCBASE and Read Value of ADCBASE = Value written to ADCBASE + x << IRQVS<2:0>, where 'x' is the smallest active input ID from the ADCDSTAT1 or ADCDSTAT2 registers (which has highest priority).

111 = Shift x left 7 bit position

110 = Shift x left 6 bit position

101 = Shift x left 5 bit position

100 = Shift x left 4 bit position

011 = Shift x left 3 bit position

010 = Shift x left 2 bit position

001 = Shift x left 1 bit position

000 = Shift x left 0 bit position

## REGISTER 28-6: ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2 (CONTINUED)

bit 6	<b>SIGN19:</b> AN19 Signed Data Mode bit <sup>(1)</sup>
	1 = AN19 is using Signed Data mode
	0 = AN19 is using Unsigned Data mode
bit 5	<b>DIFF18:</b> AN18 Mode bit
	1 = AN18 is using Differential mode
	0 = AN18 is using Single-ended mode
bit 4	<b>SIGN18:</b> AN18 Signed Data Mode bit
	1 = AN18 is using Signed Data mode
	0 = AN18 is using Unsigned Data mode
bit 3	<b>DIFF17:</b> AN17 Mode bit
	1 = AN17 is using Differential mode
	0 = AN17 is using Single-ended mode
bit 2	<b>SIGN17:</b> AN17 Signed Data Mode bit
	1 = AN17 is using Signed Data mode
	0 = AN17 is using Unsigned Data mode
bit 1	<b>DIFF16:</b> AN16 Mode bit
	1 = AN16 is using Differential mode
	0 = AN16 is using Single-ended mode
bit 0	<b>SIGN16:</b> AN16 Signed Data Mode bit
	1 = AN16 is using Signed Data mode
	0 = AN16 is using Unsigned Data mode

**Note 1:** This bit is not available on 64-pin devices.

## REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	—	WAKFIL	—	—	—	SEG2PH<2:0> <sup>(1,4)</sup>		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SEG2PHTS <sup>(1)</sup>	SAM <sup>(2)</sup>	SEG1PH<2:0>			PRSEG<2:0>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	SJW<1:0> <sup>(3)</sup>		BRP<5:0>					

<b>Legend:</b>	HC = Hardware Clear	S = Settable bit
R = Readable bit	W = Writable bit	P = Programmable bit
U = Unimplemented bit	-n = Bit Value at POR: ('0', '1', x = Unknown)	r = Reserved bit

bit 31-23 **Unimplemented:** Read as '0'

bit 22 **WAKFIL:** CAN Bus Line Filter Enable bit

- 1 = Use CAN bus line filter for wake-up
- 0 = CAN bus line filter is not used for wake-up

bit 21-19 **Unimplemented:** Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits<sup>(1,4)</sup>

111 = Length is 8 x TQ

- 
- 
- 

000 = Length is 1 x TQ

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit<sup>(1)</sup>

- 1 = Freely programmable
- 0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 **SAM:** Sample of the CAN Bus Line bit<sup>(2)</sup>

- 1 = Bus line is sampled three times at the sample point
- 0 = Bus line is sampled once at the sample point

bit 13-11 **SEG1PH<2:0>:** Phase Buffer Segment 1 bits<sup>(4)</sup>

111 = Length is 8 x TQ

- 
- 
- 

000 = Length is 1 x TQ

**Note 1:** SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.

- 2: 3 Time bit sampling is not allowed for BRP < 2.
- 3: SJW ≤ SEG2PH.
- 4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

<b>Note:</b> This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100 ).
--

## REGISTER 29-18: CiRXFn: CAN ACCEPTANCE FILTER ‘n’ REGISTER 7 (‘n’ = 0-31)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	SID<10:3>							
23:16	R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x
	SID<2:0>			—	EXID	—	EID<17:16>	
15:8	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	EID<15:8>							
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	EID<7:0>							

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared
		x = Bit is unknown

bit 31-21 **SID<10:0>**: Standard Identifier bits

1 = Message address bit SIDx must be '1' to match filter  
0 = Message address bit SIDx must be '0' to match filter

bit 20 **Unimplemented**: Read as '0'

bit 19 **EXID**: Extended Identifier Enable bits

1 = Match only messages with extended identifier addresses  
0 = Match only messages with standard identifier addresses

bit 18 **Unimplemented**: Read as '0'

bit 17-0 **EID<17:0>**: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter  
0 = Message address bit EIDx must be '0' to match filter

**Note:** This register can only be modified when the filter is disabled (FLTENn = 0).

## REGISTER 30-25: EMAC1IPGT: ETHERNET CONTROLLER MAC BACK-TO-BACK INTERPACKET GAP REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
	—	B2BIPKTGP<6:0>						

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-7    **Unimplemented:** Read as '0'

bit 6-0    **B2BIPKTGP<6:0>:** Back-to-Back Interpacket Gap bits

This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet, to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 0.96 µs (in 100 Mbps) or 9.6 µs (in 10 Mbps). In Half-Duplex mode, the recommended setting is 0x12 (18d), which also represents the minimum IPG of 0.96 µs (in 100 Mbps) or 9.6 µs (in 10 Mbps).

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

### 33.3 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.

To disable a peripheral, the associated PMD<sub>x</sub> bit must be set to '1'. To enable a peripheral, the associated PMD<sub>x</sub> bit must be cleared (default). See Table 33-1 for more information.

**Note:** Disabling a peripheral module while its ON bit is set, may result in undefined behavior. The ON bit for the associated peripheral module must be cleared prior to disable a module via the PMD<sub>x</sub> bits.

**TABLE 33-1: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS<sup>(1)</sup>**

Peripheral	PMD <sub>x</sub> bit Name	Register Name and Bit Location
ADC	ADCMD	PMD1<0>
Comparator Voltage Reference	CVRMD	PMD1<12>
Comparator 1	CMP1MD	PMD2<0>
Comparator 2	CMP2MD	PMD2<1>
Input Capture 1	IC1MD	PMD3<0>
Input Capture 2	IC2MD	PMD3<1>
Input Capture 3	IC3MD	PMD3<2>
Input Capture 4	IC4MD	PMD3<3>
Input Capture 5	IC5MD	PMD3<4>
Input Capture 6	IC6MD	PMD3<5>
Input Capture 7	IC7MD	PMD3<6>
Input Capture 8	IC8MD	PMD3<7>
Input Capture 9	IC9MD	PMD3<8>
Output Compare 1	OC1MD	PMD3<16>
Output Compare 2	OC2MD	PMD3<17>
Output Compare 3	OC3MD	PMD3<18>
Output Compare 4	OC4MD	PMD3<19>
Output Compare 5	OC5MD	PMD3<20>
Output Compare 6	OC6MD	PMD3<21>
Output Compare 7	OC7MD	PMD3<22>
Output Compare 8	OC8MD	PMD3<23>
Output Compare 9	OC9MD	PMD3<24>
Timer1	T1MD	PMD4<0>
Timer2	T2MD	PMD4<1>
Timer3	T3MD	PMD4<2>
Timer4	T4MD	PMD4<3>
Timer5	T5MD	PMD4<4>
Timer6	T6MD	PMD4<5>
Timer7	T7MD	PMD4<6>
Timer8	T8MD	PMD4<7>
Timer9	T9MD	PMD4<8>
UART1	U1MD	PMD5<0>
UART2	U2MD	PMD5<1>

- Note 1:** Not all modules and associated PMD<sub>x</sub> bits are available on all devices. See **TABLE 1: "PIC32MZ EF Family Features"** for the lists of available peripherals.
- 2:** Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

## 36.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

## 36.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

## 36.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 36.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

**TABLE 37-33: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)**

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typical <sup>(2)</sup>	Max.	Units	Conditions
SP50	TssL2sCH, TssL2sCL	SSx ↓ to SCKx ↓ or SCKx ↑ Input	88	—	—	ns	—
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <b>(Note 4)</b>	2.5	—	12	ns	—
SP52	Tsch2ssH TscL2ssH	SSx ↑ after SCKx Edge	10	—	—	ns	—
SP60	TSSL2dOV	SDOx Data Output Valid after SSx Edge	—	—	12.5	ns	—


**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** Data in “Typical” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.


**3:** The minimum clock period for SCKx is 20 ns.

**4:** Assumes 30 pF load on all SPIx pins.

**FIGURE 37-14: SQI SERIAL INPUT TIMING CHARACTERISTICS**



**FIGURE 37-15: SQI SERIAL OUTPUT TIMING CHARACTERISTICS**



**TABLE 37-45: USB OTG ELECTRICAL SPECIFICATIONS**

AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)				
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Typ.	Max.	Units	Conditions
USB313	VUSB3V3	USB Voltage	3.0	—	3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation
<b>Low-Speed and Full-Speed Modes</b>							
USB315	VILUSB	Input Low Voltage for USB Buffer	—	—	0.8	V	—
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	—	—	V	—
USB318	VDIFS	Differential Input Sensitivity	0.2	—	—	V	The difference between D+ and D- must exceed this value while VCM is met
USB319	VCM	Differential Common Mode Range	0.8	—	2.5	V	—
USB321	VO <sub>L</sub>	Voltage Output Low	0.0	—	0.3	V	1.425 kΩ load connected to VUSB3V3
USB322	VO <sub>H</sub>	Voltage Output High	2.8	—	3.6	V	14.25 kΩ load connected to ground
<b>Hi-Speed Mode</b>							
USB323	VHSDI	Differential input signal level	150	—	—	mV	—
USB324	VHSSQ	SQ detection threshold	100	—	150	mV	—
USB325	VHSCM	Common mode voltage range	-50	—	500	mV	—
USB326	VHSOH	Data signaling high	360	—	440	mV	—
USB327	VHSOL	Data signaling low	-10	—	10	mV	—
USB328	VCHIRPJ	Chirp J level	700	—	1100	mV	—
USB329	VCHIRPK	Chirp K level	-900	—	-500	mV	—
USB330	ZHSDRV	Driver output resistance	—	45	—	Ω	—

**Note 1:** These parameters are characterized, but not tested in manufacturing.