

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efe144t-i-pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-18: ALTERNATE ETHERNET MII PINOUT I/O DESCRIPTIONS

		Pin Nu	Pin Number				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	TQFP/ Type Type LQFP		Buffer Type	Description
AERXD0	_	18	_	_	I	ST	Alternate Ethernet Receive Data 0
AERXD1	_	19	_	_	ı	ST	Alternate Ethernet Receive Data 1
AERXD2	_	28	_	_	I	ST	Alternate Ethernet Receive Data 2
AERXD3	_	29	_	_	I	ST	Alternate Ethernet Receive Data 3
AERXERR	_	1	_	_	I	ST	Alternate Ethernet Receive Error Input
AERXDV	_	12	_	_	I	ST	Alternate Ethernet Receive Data Valid
AERXCLK	_	16	_	_	I	ST	Alternate Ethernet Receive Clock
AETXD0	_	47	_	_	0	_	Alternate Ethernet Transmit Data 0
AETXD1	_	48	_	_	0	_	Alternate Ethernet Transmit Data 1
AETXD2	_	44	_	_	0	_	Alternate Ethernet Transmit Data 2
AETXD3	_	43	_	_	0	_	Alternate Ethernet Transmit Data 3
AETXERR	_	35	_	_	0	_	Alternate Ethernet Transmit Error
AECOL	_	42	_	_	I	ST	Alternate Ethernet Collision Detect
AECRS	_	41	_	_	I	ST	Alternate Ethernet Carrier Sense
AETXCLK	_	66	_	_	I	ST	Alternate Ethernet Transmit Clock
AEMDC	_	70	_	_	0	_	Alternate Ethernet Management Data Clock
AEMDIO	_	71	_	_	I/O	_	Alternate Ethernet Management Data
AETXEN	_	67	_	_	0		Alternate Ethernet Transmit Enable

Legend: CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input
O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

TABLE 1-19: ALTERNATE ETHERNET RMII PINOUT I/O DESCRIPTIONS

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
AERXD0	43	18	_	_	I	ST	Alternate Ethernet Receive Data 0
AERXD1	46	19	_	_	I	ST	Alternate Ethernet Receive Data 1
AERXERR	51	1	_	_	I	ST	Alternate Ethernet Receive Error Input
AETXD0	57	47	_	_	0	_	Alternate Ethernet Transmit Data 0
AETXD1	56	48	_	_	0	_	Alternate Ethernet Transmit Data 1
AEMDC	30	70	_	_	0	_	Alternate Ethernet Management Data Clock
AEMDIO	49	71	_	_	I/O	_	Alternate Ethernet Management Data
AETXEN	50	67	_	_	0	_	Alternate Ethernet Transmit Enable
AEREFCLK	45	16	_	_	I	ST	Alternate Ethernet Reference Clock
AECRSDV	62	12	_	_	I	ST	Alternate Ethernet Carrier Sense Data Valid

Legend: CN

CMOS = CMOS-compatible input or output

Analog = Analog input

P = Power I = Input

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer O = Output

PPS = Peripheral Pin Select

2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-6 and Figure 2-7.

FIGURE 2-6: AUDIO PLAYBACK APPLICATION




FIGURE 2-7: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH




FIGURE 4-5: BOOT AND ALIAS MEMORY MAP

Physical Memory Map⁽¹⁾ 0x1FC74000 0x1FC70000 Sequence/Configuration Space(3) 0x1FC6FF00 Boot Flash 2 0x1FC60000 Reserved 0x1FC54020 Serial Number (4) 0x1FC54000 0x1FC50000 Sequence/Configuration Space⁽³⁾ 0x1FC4FF00 Boot Flash 1 0x1FC40000 Reserved 0x1FC34000 0x1FC30000 Unused Configuration Space⁽⁵⁾ 0x1FC2FF00 Upper Boot Alias 0x1FC20000 Reserved 0x1FC14000 0x1FC10000 Configuration Space^(2,3) 0x1FC0FF00 Lower Boot Alias 0x1FC00000 Note 1: Memory areas are not shown to scale. Memory locations 0x1FC0FF40 through 0x1FC0FFFC are used to initialize Configuration registers (see Section 34.0 "Special Features"). 3: Refer to Section 4.1.1 "Boot Flash **Sequence and Configuration** Spaces" for more information. 4: Memory locations 0x1FC54020 and 0x1FC54024 contain a unique device serial number (see Section 34.0 "Special Features"). 5: This configuration space cannot be used for executing code in the upper boot alias.

TABLE 4-1: SFR MEMORY MAP

	Virtual Add	dress
Peripheral	Base	Offset Start
System Bus ⁽¹⁾	0xBF8F0000	0x0000
Prefetch		0x0000
EBI		0x1000
SQI1	0vBE9E0000	0x2000
USB	UXBF8E0000	0x3000
Crypto		0x5000
RNG		0x6000
CAN1 and CAN2		0x0000
Ethernet	0xBF8F0000 0x0000 0x0000 0x1000 0x1000 0x2000 0x3000 0x5000 0x6000	
USBCR		0x4000
PORTA-PORTK	0xBF860000	0x0000
Timer1-Timer9		0x0000
IC1-IC9		0x2000
OC1-OC9	0xBF840000	0x4000
ADC		0xB000
Comparator 1, 2		0xC000
I2C1-I2C5		0x0000
SPI1-SPI6	0	0x1000
UART1-UART6	UXBF820000	0x2000
PMP		0xE000
Interrupt Controller	0vPF910000	0x0000
DMA	UXBF610000	0x1000
Configuration		0x0000
Flash Controller		0x0600
Watchdog Timer	0x1000 0x2000 0x3000 0x5000 0x5000 0x6000 0x6000 0x4000 0x4000 0x4000 0x2000 0x4000 0x2000 0x6000 0x1000 0x1000 0x1000 0x1000 0x1000 0x0000 0x1000 0x0000 0x1000 0x0000	
Deadman Timer	0vPE90000	0x0A00
RTCC	UXBF8UUUUU	0x0C00
CVREF		0x0E00
Oscillator		0x1200
PPS		0x1400

Note 1: Refer to 4.2 "System Bus Arbitration" for important legal information.

0
_
S
J
\sim
0
_
2015-2016
~
≕
≘
~
×
¥
۲.
Microchip -
- 1
コ
Œ
Ω
_
⊃
o
္
ĕ
olog\
Technology
ology Inc.

TABLE 7-3:	INTERRUPT REGISTER MAP ((CONTINUED)	

ress f)	L -	o						-		Bir	ts								s,
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0769	OFF138	31:16	_		_	_	-			_	_	_	_	_	_		VOFF<	17:16>	0000
0708	OFF 136	15:0								VOFF<15:1>								_	0000
0760	OFF139	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011139	15:0								VOFF<15:1>								_	0000
0770	OFF140	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0770	011140	15:0								VOFF<15:1>								_	0000
0774	OFF141	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0774	011141	15:0								VOFF<15:1>								_	0000
0778	OFF142	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0770	011142	15:0								VOFF<15:1>								_	0000
0770	OFF143	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0110	011143	15:0								VOFF<15:1>								_	0000
0780	OFF144	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0700	011144	15:0								VOFF<15:1>								_	0000
0784	OFF145	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0704	011143	15:0								VOFF<15:1>								_	0000
0788	OFF146	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011140	15:0								VOFF<15:1>								_	0000
0780	OFF147	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0700	011141	15:0								VOFF<15:1>								_	0000
0790	OFF148 ⁽²⁾	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0730	011140	15:0								VOFF<15:1>								_	0000
0704	OFF149 ⁽²⁾	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0734	011143	15:0								VOFF<15:1>								_	0000
0708	OFF150 ⁽²⁾	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
01 90	011130.7	15:0								VOFF<15:1>								_	0000
0790	OFF151 ⁽³⁾	31:16	_		_	_	_		_	_	_					_	VOFF<	17:16>	0000
0130	01110111	15:0								VOFF<15:1>								_	0000
0740	OFF152 ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
07.40	OLF 19Z.	15:0				 ,				VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- 3: This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7)

		· -										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	AUTOSET	ISO	MODE	DMADEOEN	EDCDATTO	DMAREQMD	_	_				
	AUTOSET	_	MODE	DIVIAREQEIN	FREDATIG	DIVIAREQIVID	DATAWEN	DATATGGL				
	R/W-0, HS	R/W-0, HC	R/W-0, HS	R/W-0	R/W-0	R/W-0, HS	R/W-0	R/W-0, HC				
23:16	INCOMPTX	CLRDT	SENTSTALL	SENDSTALL	FLUSH	UNDERRUN	FIFONE	TXPKTRDY				
	NAKTMOUT	CLKDI	RXSTALL	SETUPPKT	FLUSH	ERROR	FIFOINE	INFRIRDI				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8			MULT<4:0>			T.	XMAXP<10:8:	>				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	TXMAXP<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 AUTOSET: Auto Set Control bit

- 1 = TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the TX FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually.
- 0 = TXPKTRDY must be set manually for all packet sizes
- bit 30 ISO: Isochronous TX Endpoint Enable bit (Device mode)
 - 1 = Enables the endpoint for Isochronous transfers
 - 0 = Disables the endpoint for Isochronous transfers and enables it for Bulk or Interrupt transfers.

This bit only has an effect in Device mode. In Host mode, it always returns zero.

- bit 29 MODE: Endpoint Direction Control bit
 - 1 = Endpoint is TX
 - 0 = Endpoint is RX

This bit only has any effect where the same endpoint FIFO is used for both TX and RX transactions.

- bit 28 DMAREQEN: Endpoint DMA Request Enable bit
 - 1 = DMA requests are enabled for this endpoint
 - 0 = DMA requests are disabled for this endpoint
- bit 27 FRCDATTG: Force Endpoint Data Toggle Control bit
 - 1 = Forces the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received.
 - 0 = No forced behavior
- bit 26 DMAREQMD: Endpoint DMA Request Mode Control bit
 - 1 = DMA Request Mode 1
 - 0 = DMA Request Mode 0

This bit must not be cleared either before or in the same cycle as the above DMAREQEN bit is cleared.

- bit 25 **DATAWEN:** Data Toggle Write Enable bit (Host mode)
 - 1 = Enable the current state of the TX Endpoint data toggle (DATATGGL) to be written
 - 0 = Disables writing the DATATGGL bit
- bit 24 DATATGGL: Data Toggle Control bit (Host mode)

When read, this bit indicates the current state of the TX Endpoint data toggle. If DATAWEN = 1, this bit may be written with the required setting of the data toggle. If DATAWEN = 0, any value written to this bit is ignored.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 11-19: USBEXRXA: USB ENDPOINT 'x' RECEIVE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	1			R	XHUBPRT<6:0	RT<6:0>					
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	MULTTRAN	RXHUBADD<6:0>									
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15.6	-		_	_	_	_	_	_			
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	_			F	RXFADDR<6:0:	>					

Legend:HC = Hardware ClearedHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-24 RXHUBPRT<6:0>: RX Hub Port bits (Host mode)

When a Low-Speed or Full-Speed device is connected to this endpoint via a Hi-Speed USB 2.0 hub, this field records the port number of that USB 2.0 hub.

bit 23 MULTTRAN: RX Hub Multiple Translators bit (Host mode)

1 = The USB 2.0 hub has multiple transaction translators

0 = The USB 2.0 hub has a single transaction translator

bit 22-16 **TXHUBADD<6:0>:** RX Hub Address bits (*Host mode*)

When a Low-Speed or Full-Speed device is connected to this endpoint via a Hi-Speed USB 2.0 hub, these bits record the address of the USB 2.0 hub.

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **RXFADDR<6:0>:** RX Functional Address bits (*Host mode*)

Specifies the address for the target function that is be accessed through the associated endpoint. It needs to be defined for each RX endpoint that is used.

REGISTER 11-24: USBEXRPC: USB ENDPOINT 'x' REQUEST PACKET COUNT REGISTER (HOST MODE ONLY) ('x' = 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_		_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6				RQPKTC	NT<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				RQPKTC	NT<7:0>	•		•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RQPKTCNT<15:0>: Request Packet Count bits

Sets the number of packets of size MAXP that are to be transferred in a block transfer. This register is only available in *Host mode* when AUTOREQ is set.

REGISTER 11-25: USBDPBFD: USB DOUBLE PACKET BUFFER DISABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24				_		_	_	_
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
23.10	EP7TXD	EP6TXD	EP5TXD	EP4TXD	EP3TXD	EP2TXD	EP1TXD	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7.0	EP7RXD	EP6RXD	EP5RXD	EP4RXD	EP3RXD	EP2RXD	EP1RXD	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 EP7TXD:EP1TXD: TX Endpoint 'x' Double Packet Buffer Disable bits

1 = TX double packet buffering is disabled for endpoint 'x' 0 = TX double packet buffering is enabled for endpoint 'x'

bit 16 Unimplemented: Read as '0'

bit 15-1 EP7RXD: EP1RXD: RX Endpoint 'x' Double Packet Buffer Disable bits

1 = RX double packet buffering is disabled for endpoint 'x'

0 = RX double packet buffering is enabled for endpoint 'x'

bit 0 Unimplemented: Read as '0'

TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP (CONTINUED)

ess									•	В	its								
Virtual Address (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0C10	TMR7	31:16	_	_	_	_	_	_	_		_	_	_		_	_	_	_	0000
0010	TIVITY	15:0		TMR7<15:0> 0000															
0C20	PR7	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
0020	1 107	15:0								PR7<	:15:0>								FFFF
0500	T8CON	31:16	-	_	-	_	_	_	-	I	_	_	_	1	-	-	1	-	0000
OLOO	TOCON	15:0	ON	_	SIDL	_	_	_	_	I	TGATE	٦	TCKPS<2:0:	>	T32	_	TCS	_	0000
0E10	TMR8	31:16	1	_	1	_	_	_	1	I	_	_		1	1	1	1	1	0000
OLIO	TIVINO	15:0								TMR8	<15:0>								0000
0E20	PR8	31:16	1	_	1	_	_	_	1	I	_	_		1	1	1	1	1	0000
ULZU	FIXO	15:0								PR8<	:15:0>								FFFF
1000	T9CON	31:16	1	_	1	_	_	_	1	I	_	_		1	1	1	1	1	0000
1000	190011	15:0	ON	_	SIDL	_	_	_	_		TGATE	7	TCKPS<2:0:	>	_	_	TCS	_	0000
1010	TMR9	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	TIVING	15:0								TMR9	<15:0>								0000
1020	PR9	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1020	FK9	15:0								PR9<	:15:0>								FFFF

.egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

18.1 Output Compare Control Registers

TABLE 18-2: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 9 REGISTER MAP

ess										Bi	ts								
Virtual Address (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	OC1CON	31:16	_	_	_	_			_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4010	OC1R	31:16 15:0								OC1R	<31:0>								xxxx
4020	OC1RS	31:16 15:0								OC1RS	<31:0>								xxxx
4000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4200	OC2CON	15:0	ON	_	SIDL	_		-	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4210	OC2R	31:16 15:0								OC2R-	<31:0>								xxxx
4220	OC2RS	31:16 15:0		OC2RS<31:0>							xxxx								
	000001	31.16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4400	OC3CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4410	OC3R	31:16 15:0								OC3R-	<31:0>								xxxx
4420	OC3RS	31:16 15:0								OC3RS	<31:0>								xxxx
4000	00400N	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4600	OC4CON	15:0	ON	_	SIDL	_	1	I	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4610	OC4R	31:16								OC4R	√31·0 \								xxxx
4010	00410	15:0								00411	.07.02								xxxx
4620	OC4RS	31:16 15:0								OC4RS	<31:0>								xxxx
4000	OCECON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4800	OC5CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>	•	0000
4810	OC5R	31:16	6 OC5R<31:0>								xxxx								
4010	00010	15:0	XXXX								xxxx								
4820	OC5RS	31:16 15:0								OC5RS	<31:0>								xxxx

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information

REGISTER 18-1: OCxCON: OUTPUT COMPARE 'x' CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	_	SIDL	_	_	_	_	_
7.0	U-0	U-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	OC32	OCFLT ⁽¹⁾	OCTSEL ⁽²⁾		OCM<2:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Output Compare Peripheral On bit

1 = Output Compare peripheral is enabled

0 = Output Compare peripheral is disabled

bit 14 Unimplemented: Read as '0'

bit 13 SIDL: Stop in Idle Mode bit

1 = Discontinue operation when CPU enters Idle mode

0 = Continue operation in Idle mode

bit 12-6 Unimplemented: Read as '0'

bit 5 OC32: 32-bit Compare Mode bit

1 = OCxR<31:0> and/or OCxRS<31:0> are used for comparisons to the 32-bit timer source

0 = OCxR<15:0> and OCxRS<15:0> are used for comparisons to the 16-bit timer source

bit 4 OCFLT: PWM Fault Condition Status bit⁽¹⁾

1 = PWM Fault condition has occurred (cleared in HW only)

0 = No PWM Fault condition has occurred

bit 3 OCTSEL: Output Compare Timer Select bit⁽²⁾

1 = Timery is the clock source for this Output Compare module

0 = Timerx is the clock source for this Output Compare module

bit 2-0 OCM<2:0>: Output Compare Mode Select bits

111 = PWM mode on OCx; Fault pin is enabled

110 = PWM mode on OCx; Fault pin is disabled

101 = Initialize OCx pin low; generate continuous output pulses on OCx pin

100 = Initialize OCx pin low; generate single output pulse on OCx pin

011 = Compare event toggles OCx pin

010 = Initialize OCx pin high; compare event forces OCx pin low

001 = Initialize OCx pin low; compare event forces OCx pin high

000 = Output compare peripheral is disabled but continues to draw current

Note 1: This bit is only used when OCM<2:0> = '111'. It is read as '0' in all other modes.

2: Refer to Table 18-1 for Timerx and Timery selections.

19.0 SERIAL PERIPHERAL INTERFACE (SPI) AND INTER-IC SOUND (I²S)

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 23**. "**Serial Peripheral Interface (SPI)**" (DS60001106) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/ PIC32).


The SPI/I²S module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices, as well as digital audio devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters, and so on.

The SPI/I²S module is compatible with Motorola[®] SPI and SIOP interfaces.

The following are key features of the SPI module:

- Master and Slave modes support
- · Four different clock formats
- Enhanced Framed SPI protocol support
- · User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during Sleep and Idle modes
- Audio Codec Support:
 - I²S protocol
 - Left-justified
 - Right-justified
 - PCM

FIGURE 19-1: SPI/I²S MODULE BLOCK DIAGRAM



REGISTER 19-3: SPIXSTAT: SPI STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.04	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
31:24		_	-							
00.40	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0		
23:16	_	_	_	TXBUFELM<4:0>						
45.0	U-0	U-0	U-0	R/C-0, HS	R-0	U-0	U-0	R-0		
15:8	_	_	_	FRMERR	SPIBUSY	_	_	SPITUR		
7:0	R-0	R/W-0	R-0	U-0	R-1	U-0	R-0	R-0		
	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF		

Legend:C = Clearable bitHS = Set in hardwareR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 RXBUFELM<4:0>: Receive Buffer Element Count bits (valid only when ENHBUF = 1)

bit 23-21 Unimplemented: Read as '0'

bit 20-16 **TXBUFELM<4:0>:** Transmit Buffer Element Count bits (valid only when ENHBUF = 1)

bit 15-13 Unimplemented: Read as '0'

bit 12 FRMERR: SPI Frame Error status bit

1 = Frame error is detected

0 = No Frame error is detected

This bit is only valid when FRMEN = 1.

bit 11 SPIBUSY: SPI Activity Status bit

1 = SPI peripheral is currently busy with some transactions

0 = SPI peripheral is currently idle

bit 10-9 **Unimplemented:** Read as '0'

bit 8 SPITUR: Transmit Under Run bit

1 = Transmit buffer has encountered an underrun condition

0 = Transmit buffer has no underrun condition

This bit is only valid in Framed Sync mode; the underrun condition must be cleared by disabling/re-enabling the module.

bit 7 **SRMT:** Shift Register Empty bit (valid only when ENHBUF = 1)

1 = When SPI module shift register is empty

0 = When SPI module shift register is not empty

bit 6 SPIROV: Receive Overflow Flag bit

1 = A new data is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.

0 = No overflow has occurred

This bit is set in hardware; can only be cleared (= 0) in software.

bit 5 **SPIRBE:** RX FIFO Empty bit (valid only when ENHBUF = 1)

1 = RX FIFO is empty (CRPTR = SWPTR)

0 = RX FIFO is not empty (CRPTR ≠ SWPTR)

bit 4 **Unimplemented:** Read as '0'

PIC32MZ Embe	edded Connec	tivity with FI	oating Point	Unit (EF) F	amily
NOTES:					

REGISTER 29-19: CIFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0						
31.24				CiFIFOB	A<31:24>			
23:16	R/W-0	R/W-0						
23.16				CiFIFOB	A<23:16>			
15:8	R/W-0	R/W-0						
15.6				CiFIFOB	A<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0 ⁽¹⁾	R-0 ⁽¹⁾
7:0				CiFIFO	3A<7:0>			

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-0 CiFIFOBA<31:0>: CAN FIFO Base Address bits

These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Note that bits <1:0> are read-only and read '0', forcing the messages to be 32-bit word-aligned in device RAM.

Note 1: This bit is unimplemented and will always read '0', which forces word-alignment of messages.

Note:	This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0>
	(CiCON<23:21>) = 100).

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 30-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_	_	_	-	-		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	_	-	-		_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6		_	_	_	-	-		_
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_	_	LINKFAIL	NOTVALID	SCAN	MIIMBUSY

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3 LINKFAIL: Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 NOTVALID: MII Management Read Data Not Valid bit

When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

bit 1 SCAN: MII Management Scanning bit

When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

bit 0 MIIMBUSY: MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 31-2: CMSTAT: COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	-	_	_	_	_
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	1	1	1	1	1	1	-	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
	1	_	-	1	_	-	C2OUT	C1OUT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-2 Unimplemented: Read as '0'

bit 1 C2OUT: Comparator Output bit

1 = Output of Comparator 2 is a '1'

0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1' 0 = Output of Comparator 1 is a '0'

PIC32MZ Emb	edded Conne	ectivity with	Floating Po	oint Unit (EF	F) Family
NOTES:					

37.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MZ EF device AC characteristics and timing parameters.

FIGURE 37-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 37-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHA	RACTERI	STICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended					
Param. No. Symbol Characteristics				Typical ⁽¹⁾	Max.	Units	Conditions	
DO56	CL	All I/O pins (except pins used as CxOUT)	_	_	50	pF	EC mode for OSC2	
DO58	Св	SCLx, SDAx	_	_	400	pF	In I ² C mode	
DO59	Csqı	All SQI pins	_	_	10	pF	_	

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	Е		9.00 BSC		
Exposed Pad Width	E2	7.60	7.70	7.80	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.60	7.70	7.80	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/

support Web Address:

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453 **Los Angeles** Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000

Fax: 86-10-8528-2104
China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - ChongqingTel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

SingaporeTel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366

Fax: 886-3-5770-955 **Taiwan - Kaohsiung**

Tel: 886-7-213-7828

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham

Tel: 44-118-921-5800 Fax: 44-118-921-5820

06/23/16