

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024eff064t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1: **PIC32MZ EF FAMILY FEATURES**

							Remap	pable l	Periph	erals						ors	4									
Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Pins	Timers/ Capture/ Compare ⁽¹⁾	UART	SPI/I ² S	External Interrupts ⁽²⁾	CAN 2.0B	Crypto	RNG	DMA Channels (Programmable/ Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	1 ² C	PMP	EBI	SQI	RTCC	Ethernet	I/O Pins	JTAG	Trace
PIC32MZ0512EFE064											0	N	Υ	8/12												
PIC32MZ0512EFF064	512	128									2	Ν	Υ	8/16												
PIC32MZ0512EFK064			64	TQFP,	160	34	9/9/9	6	4	5	2	Υ	Υ	8/18	24	2	Y	4	Y	N	l _Y	Y	Υ	46	Υ	_Y
PIC32MZ1024EFE064			04	QFN	100	34	3/3/3	0	-		0	N	Υ	8/12	24	_	'	"	'	"	'	'	'	40	'	l '
PIC32MZ1024EFF064	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK064											2	Υ	Υ	8/18												
PIC32MZ0512EFE100											0	Ν	Υ	8/12												
PIC32MZ0512EFF100	512	128									2	N	Υ	8/16												
PIC32MZ0512EFK100			100	TQFP	160	51	9/9/9	6	6	5	2	Υ	Υ	8/18	40	2	Y	5	Y	Y	Ι _Υ	Y	Υ	78	Y	Y
PIC32MZ1024EFE100			100	1 3.1	100		0,0,0				0	N	Υ	8/12	"	_			i i	l .	l .	·	·	'	•	'
PIC32MZ1024EFF100	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK100											2	Υ	Υ	8/18												
PIC32MZ0512EFE124	_										0	N	Υ	8/12												
PIC32MZ0512EFF124	512	128									2	N	Υ	8/16												
PIC32MZ0512EFK124			124	VTLA	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Y	5	Y	Ιγ	Ιγ	Y	Υ	97	Y	Y
PIC32MZ1024EFE124	4										0	N	Υ	8/12												
PIC32MZ1024EFF124	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK124											2	Υ	Υ	8/18												
PIC32MZ0512EFE144	4										0	N	Υ	8/12												
PIC32MZ0512EFF144	512	128									2	N	Υ	8/16												
PIC32MZ0512EFK144			144	LQFP, TQFP	160	53	9/9/9	6	6	5	2	Υ	Y	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	120	Υ	Υ
PIC32MZ1024EFE144	4			TUFP							0	N	Υ	8/12												
PIC32MZ1024EFF144	1024	256									2	N	Υ	8/16												
PIC32MZ1024EFK144											2	Υ	Υ	8/18			1									

Note

Eight out of nine timers are remappable. Four out of five external interrupts are remappable. This device is available with a 252 MHz speed rating. 2: 3:

TABLE 1:	PIC32MZ EF FAMILY FEATURES (CONTINUED)
----------	--

							Remap	pable I	Periph	erals						ıs	_									
Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Pins	Timers/ Capture/ Compare ⁽¹⁾	UART	SPI/I ² S	External Interrupts ⁽²⁾	CAN 2.0B	Crypto	RNG	DMA Channels (Programmable/ Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	l²C	PMP	EBI	SQI	RTCC	Ethernet	I/O Pins	JTAG	Trace
PIC32MZ1024EFG064											0	Ν	Υ	8/12												
PIC32MZ1024EFH064	1024										2	Ν	Υ	8/16												
PIC32MZ1024EFM064		512	64	TQFP,	160	34	9/9/9	6	4	5	2	Υ	Υ	8/18	24	2	Υ	4	Y	N	Υ	Υ	Υ	46	Υ	Y
PIC32MZ2048EFG064		312	04	QFN	100	34	9/9/9	O	4	5	0	Ν	Υ	8/12	24	2	ı	4	ı	IN	ı	1	ı	40	ī	1
PIC32MZ2048EFH064 ⁽³⁾	2048										2	Ν	Υ	8/16												
PIC32MZ2048EFM064											2	Υ	Υ	8/18												
PIC32MZ1024EFG100											0	N	Υ	8/12												
PIC32MZ1024EFH100	1024										2	N	Υ	8/16												
PIC32MZ1024EFM100		512	100	TQFP	160	51	9/9/9	6	6	5	2	Υ	Υ	8/18	40	2	Y	5	Υ	Y	Y	Υ	Υ	78	Υ	Y
PIC32MZ2048EFG100		312	100	IQIF	100	31	3/3/3	O	O	3	0	Ν	Υ	8/12	40	2	'	3	'	'	'	'	'	70	'	'
PIC32MZ2048EFH100 ⁽³⁾	2048										2	N	Υ	8/16												
PIC32MZ2048EFM100											2	Υ	Υ	8/18												
PIC32MZ1024EFG124											0	N	Υ	8/12												
PIC32MZ1024EFH124	1024										2	N	Υ	8/16												
PIC32MZ1024EFM124		512	124	VTLA	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	97	Υ	Y
PIC32MZ2048EFG124		012			100	00	0,0,0	ŭ	Ü		0	N	Υ	8/12	10	-	i i		·			Ċ	·	01	·	
PIC32MZ2048EFH124	2048										2	N	Υ	8/16												
PIC32MZ2048EFM124											2	Υ	Υ	8/18												
PIC32MZ1024EFG144											0	N	Υ	8/12												
PIC32MZ1024EFH144	1024										2	N	Υ	8/16												
PIC32MZ1024EFM144		512	144	LQFP,	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	120	Υ	Y
PIC32MZ2048EFG144		0.2		TQFP	100		3,0,0	Ĭ			0	N	Υ	8/12		-						•		.20	•	'
PIC32MZ2048EFH144 ⁽³⁾	2048										2	N	Υ	8/16												
PIC32MZ2048EFM144											2	Υ	Υ	8/18												

1: 2: 3: Note

Eight out of nine timers are remappable. Four out of five external interrupts are remappable. This device is available with a 252 MHz speed rating.

1.0 DEVICE OVERVIEW

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This data sheet contains device-specific information for PIC32MZ EF devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MZ EF family of devices.

Table 1-21 through Table 1-22 list the pinout I/O descriptions for the pins shown in the device pin tables (see Table 2 through Table 5).

FIGURE 1-1: PIC32MZ EF FAMILY BLOCK DIAGRAM




TABLE 1-22: JTAG, TRACE, AND PROGRAMMING/DEBUGGING PINOUT I/O DESCRIPTIONS

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					J٦	ΓAG	
TCK	27	38	B21	56	I	ST	JTAG Test Clock Input Pin
TDI	28	39	A26	57	I	ST	JTAG Test Data Input Pin
TDO	24	40	B22	58	0	_	JTAG Test Data Output Pin
TMS	23	17	A11	22	I	ST	JTAG Test Mode Select Pin
					Tr	ace	
TRCLK	57	89	A61	129	0	_	Trace Clock
TRD0	58	97	B55	141	0	_	Trace Data bits 0-3
TRD1	61	96	A65	140	0	_	
TRD2	62	95	B54	139	0	_	
TRD3	63	90	B51	130	0	_	
				Pro	grammir	ng/Debuggi	ing
PGED1	16	25	A18	36	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1
PGEC1	15	24	A17	35	I	ST	Clock input pin for Programming/Debugging Communication Channel 1
PGED2	18	27	A19	38	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 2
PGEC2	17	26	B14	37	I	ST	Clock input pin for Programming/Debugging Communication Channel 2
MCLR	9	15	A10	20	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.

egend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input
O = Output

P = Power I = Input

PPS = Peripheral Pin Select

TABLE 7-3:	INTERRUPT	REGISTER	MAP	(CONTINUED)

ress t)	L _	ø								Bi	ts								s,
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0010	OFF183	31:16	_	_	_	_	-	_	ı	_	_	_	_		_		VOFF<	17:16>	0000
0610	OFF 103	15:0								VOFF<15:1>								_	0000
0830	OFF184	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0020	011104	15:0								VOFF<15:1>								_	0000
0824	OFF185 ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0024	011100	15:0								VOFF<15:1>								_	0000
0828	OFF186 ⁽²⁾	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0020	OI 1 100·	15:0								VOFF<15:1>								_	0000
0820	OFF187 ⁽²⁾	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0020	011107	15:0								VOFF<15:1>								_	0000
0830	OFF188	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0030	011100	15:0								VOFF<15:1>								_	0000
0834	OFF189	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0004	011103	15:0								VOFF<15:1>								_	0000
0838	OFF190	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0030	011130	15:0								VOFF<15:1>								_	0000
0840	OFF192	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011132	15:0								VOFF<15:1>								_	0000
0844	OFF193	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0044	011133	15:0								VOFF<15:1>								_	0000
0848	OFF194	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0040	011134	15:0								VOFF<15:1>								_	0000
0850	OFF196	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0030	011130	15:0								VOFF<15:1>								_	0000
0858	OFF198	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0000	011130	15:0								VOFF<15:1>									0000
0850	OFF199	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
3030	017 100	15:0								VOFF<15:1>								_	0000
0860	OFF200	31:16	_		_	_	_	_	-	_			_	-	_	_	VOFF<	17:16>	0000
0000	O1 F200	15:0				· · · · ·				VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV
 - Registers" for more information.
 This bit or register is not available on 64-pin devices.
 - This bit or register is not available on devices without a CAN module.
 - 4:
 - This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
 - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
 - This bit or register is not available on devices without a Crypto module. This bit or register is not available on 124-pin devices. 7:

REGISTER 11-18: USBEXTXA: USB ENDPOINT 'x' TRANSMIT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_			T	(HUBPRT<6:	0>		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	MULTTRAN			TΣ	(HUBADD<6:	0>		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	-	_	_
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_			Т	XFADDR<6:0	>		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-24 **TXHUBPRT<6:0>:** TX Hub Port bits (*Host mode*)

When a Low-Speed or Full-Speed device is connected to this endpoint through a Hi-Speed USB 2.0 hub, this field records the port number of that USB 2.0 hub.

bit 23 MULTTRAN: TX Hub Multiple Translators bit (Host mode)

1 = The USB 2.0 hub has multiple transaction translators

0 = The USB 2.0 hub has a single transaction translator

bit 22-16 **TXHUBADD<6:0>:** TX Hub Address bits (*Host mode*)

When a Low-Speed or Full-Speed device is connected to this endpoint through a Hi-Speed USB 2.0 hub, these bits record the address of the USB 2.0 hub.

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **TXFADDR<6:0>:** TX Functional Address bits (*Host mode*)

Specifies the address for the target function that is be accessed through the associated endpoint. It needs to be defined for each TX endpoint that is used.

REGISTER 15-3: DMTCLR: DEADMAN TIMER CLEAR REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_		_	_	_
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		_	_		_		-	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	_		_		-	_
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				STEP2	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0' bit 7-0 **STEP2<7:0>:** Clear Timer bits

00001000 = Clears STEP1<7:0>, STEP2<7:0> and the Deadman Timer if, and only if, preceded by correct loading of STEP1<7:0> bits in the correct sequence. The write to these bits may be verified by reading DMTCNT and observing the counter being reset.

All other write patterns = Set BAD2 bit, the value of STEP1<7:0> will remain unchanged, and the new value being written STEP2<7:0> will be captured. These bits are also cleared when a DMT reset event occurs.

REGISTER 20-8: SQI1INTEN: SQI INTERRUPT ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_	DMAEIE	PKTCOMPIE	BDDONEIE	CONTHRIE
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CONEMPTYIE	CONFULLIE	RXTHRIE	RXFULLIE	RXEMPTYIE	TXTHRIE	TXFULLIE	TXEMPTYIE

Legend: HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 DMAEIE: DMA Bus Error Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 10 PKTCOMPIE: DMA Buffer Descriptor Packet Complete Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 9 BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 8 **CONTHRIE:** Control Buffer Threshold Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 7 CONEMPTYIE: Control Buffer Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 6 CONFULLIE: Control Buffer Full Interrupt Enable bit

This bit enables an interrupt when the receive FIFO buffer is full.

1 = Interrupt is enabled0 = Interrupt is disabled

bit 5 RXTHRIE: Receive Buffer Threshold Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 4 RXFULLIE: Receive Buffer Full Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 3 RXEMPTYIE: Receive Buffer Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 2 **TXTHRIE:** Transmit Threshold Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 1 TXFULLIE: Transmit Buffer Full Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

bit 0 TXEMPTYIE: Transmit Buffer Empty Interrupt Enable bit

1 = Interrupt is enabled0 = Interrupt is disabled

REGISTER 20-10: SQI1TXDATA: SQI TRANSMIT DATA BUFFER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				TXDATA<	:31:24>			
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				TXDATA<	:23:16>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				TXDATA	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TXDATA	·<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 TXDATA<31:0>: Transmit Command Data bits

Data is loaded into this register before being transmitted. Prior to the data transfer, the data in TXDATA is loaded into the shift register (SFDR).

Multiple writes to TXDATA can occur while a transfer is in progress. There can be a maximum of eight commands that can be queued.

REGISTER 20-11: SQI1RXDATA: SQI RECEIVE DATA BUFFER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31:24				RXDATA<	<31:24>			
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				RXDATA<	<23:16>			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				RXDATA	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0				RXDATA	N<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 RXDATA<31:0>: Receive Data Buffer bits

At the end of a data transfer, the data in the shift register is loaded into the RXDATA register. This register works like a FIFO. The depth of the receive buffer is eight words.

26.0 CRYPTO ENGINE

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 49. "Crypto Engine (CE) and Random Number Generator (RNG)" (DS60001246) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Crypto Engine is intended to accelerate applications that need cryptographic functions. By executing these functions in the hardware module, software overhead is reduced and actions, such as encryption, decryption, and authentication can execute much more quickly.

The Crypto Engine uses an internal descriptor-based DMA for efficient programming of the security association data and packet pointers (allowing scatter/gather data fetching). An intelligent state machine schedules the Crypto Engines based on the protocol selection and packet boundaries. The hardware engines can perform the encryption and authentication in sequence or in parallel.

The following are key features of the Crypto Engine:

- · Bulk ciphers and hash engines
- Integrated DMA to off-load processing:
 - Buffer descriptor-based
 - Secure association per buffer descriptor
- Some functions can execute in parallel

Bulk ciphers that are handled by the Crypto Engine include:

- AES:
 - 128-bit, 192-bit, and 256-bit key sizes
 - CBC, ECB, CTR, CFB, and OFB modes
- DES/TDES:
 - CBC, ECB, CFB, and OFB modes

Authentication engines that are available through the Crypto Engine include:

- SHA-1
- SHA-256
- MD-5
- AES-GCM
- HMAC operation (for all authentication engines)

The rate of data that can be processed by the Crypto Engine depends on these factors:


- · Which engine is in use
- Whether the engines are used in parallel or in series
- The demands on source and destination memories by other parts of the system (i.e., CPU, DMA, etc.)
- The speed of PBCLK5, which drives the Crypto Engine

Table 26-1 shows typical performance for various engines.

TABLE 26-1: CRYPTO ENGINE PERFORMANCE

Engine/ Algorithm	Performance Factor (Mbps/MHz)	Maximum Mbps (PBCLK5 = 100 MHz)
DES	14.4	1440
TDES	6.6	660
AES-128	9.0	900
AES-192	7.9	790
AES-256	7.2	720
MD5	15.6	1560
SHA-1	13.2	1320
SHA-256	9.3	930





REGISTER 28-30: ADCEISTAT1: ADC EARLY INTERRUPT STATUS REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R-0, HS, HC							
31:24	EIRDY31 ⁽¹⁾	EIRDY30 ⁽¹⁾	EIRDY29 ⁽¹⁾	EIRDY28 ⁽¹⁾	EIRDY27 ⁽¹⁾	EIRDY26 ⁽¹⁾	EIRDY25 ⁽¹⁾	EIRDY24 ⁽¹⁾
	R-0, HS, HC							
23:16	EIRDY23 ⁽¹⁾	EIRDY22 ⁽¹⁾	EIRDY21 ⁽¹⁾	EIRDY20 ⁽¹⁾	EIRDY19 ⁽¹⁾	EIRDY18	EIRDY17	EIRDY16
45.0	R-0, HS, HC							
15:8	EIRDY15	EIRDY14	EIRDY13	EIRDY12	EIRDY11	EIRDY10	EIRDY9	EIRDY8
7.0	R-0, HS, HC							
7:0	EIRDY7	EIRDY6	EIRDY5	EIRDY4	EIRDY3	EIRDY2	EIRDY1	EIRDY0

Legend:	HS = Hardware Set	HC = Hardware Cleared
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown

bit 31-0 EIRDY31:EIRDY0: Early Interrupt for Corresponding Analog Input Ready bits

- 1 = This bit is set when the early interrupt event occurs for the specified analog input. An interrupt will be generated if early interrupts are enabled in the ADCEIEN1 register. For the Class 1 analog inputs, this bit will set as per the configuration of the ADCEIS<2:0> bits in the ADCXTIME register. For the shared ADC module, this bit will be set as per the configuration of the ADCEIS<2:0> bits in the ADCCON2 register.
- 0 = Interrupts are disabled

Note 1: This bit is not available on 64-pin devices.

IC32MZ Embe	 nectivity w	illi Fioalii	ig Politi Oi	iii (Er) rai	
OTES:					

29.0 CONTROLLER AREA NETWORK (CAN)

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Controller Area Network (CAN)" (DS60001154) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The Controller Area Network (CAN) module supports the following key features:

- Standards Compliance:
 - Full CAN 2.0B compliance
 - Programmable bit rate up to 1 Mbps
- Message Reception and Transmission:
 - 32 message FIFOs
 - Each FIFO can have up to 32 messages for a total of 1024 messages

- FIFO can be a transmit message FIFO or a receive message FIFO
- User-defined priority levels for message FIFOs used for transmission
- 32 acceptance filters for message filtering
- Four acceptance filter mask registers for message filtering
- Automatic response to remote transmit request
- DeviceNet[™] addressing support
- · Additional Features:
 - Loopback, Listen All Messages and Listen Only modes for self-test, system diagnostics and bus monitoring
 - Low-power operating modes
 - CAN module is a bus master on the PIC32 System Bus
 - Use of DMA is not required
 - Dedicated time-stamp timer
 - Dedicated DMA channels
 - Data-only Message Reception mode

Figure 29-1 illustrates the general structure of the CAN module.

FIGURE 29-1: PIC32 CAN MODULE BLOCK DIAGRAM



0
201
5-201
<u></u>
Microchip
Technology
nc.

ess										Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ETH	31:16	_		_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2110	FRMTXOK	15:0				•				FRMTXOK	CNT<15:0>	•			•	•	•	•	0000
2120	ETH	31:16	_		_	_	-		_	-	_	_	_	_	_	_	_	_	0000
2120	SCOLFRM	15:0				1				SCOLFRM	CNT<15:0>	1			1	1	ı	1	0000
2130	ETH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	MCOLFRM	15:0								MCOLFRM	CNT<15:0>								0000
2140	ETH	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
	FRMRXOK	15:0			1	1			1	FRMRXOK	CNT<15:0>	I					l	l	0000
2150	ETH FCSERR	31:16	_		_	_			_			_	_	_	_	_	_	_	0000
		15:0								FCSERRO									0000
2160	ETH ALGNERR	31:16	_	_	_	_	_	_	_		— ONT 45:0	_	_	_	_	_	_	_	0000
	ALGINLIKIK	15:0								ALGNERR									0000
2200	EMAC1	31:16	- SOFT	— SIM	_	_	— RESET	RESET	RESET	— RESET	_	_	_	_	_	_	_	_	0000
2200	CFG1	15:0	RESET	RESET	_	_	RMCS	RESET	TMCS	TFUN		_	_	LOOPBACK	TXPAUSE	RXPAUSE	PASSALL	RXENABLE	800D
	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2210	CFG2	15:0	_	EXCESS DFR	BP NOBKOFF	NOBKOFF	_	_	LONGPRE	PUREPRE	AUTOPAD	VLANPAD	PAD ENABLE	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX	4082
0000	EMAC1	31:16	_	-	_	_	_	-	_	_	-	_	_	_	_	_	_	_	0000
2220	IPGT	15:0	_	I	_	_	_		_	_				B2	2BIPKTGP<6	:0>			0012
2230	EMAC1	31:16	_	-	_	_	_	ı	_	_	-	_	-	_	_	_	_	_	0000
2230	IPGR	15:0	_			NB2	BIPKTGP1<6	6:0>			_			NB:	2BIPKTGP2<	6:0>			0C12
2240	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2240	CLRT	15:0	_	_			CWINDO)W<5:0>			_	_	_	_		RET	<<3:0>		370F
2250	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2200	MAXF	15:0			ı					MACMA)	KF<15:0>	ı		ı	I	ı	ı	ı	05EE
	EMAC1	31:16	_		_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2260	SUPP	15:0	_	_	_	_	RESET RMII	_	_	SPEED RMII	_	_	_	_	_	_	_	_	1000
2270	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2270	TEST	15:0	_	-	_	_	_	ı	_	_	_	_	_	_	_	TESTBP	TESTPAUSE	SHRTQNTA	0000
	EMAC1	31:16	_		_	_	_	_	_	_	_	_	_	_		_	_		0000
2280	MCFG	15:0	RESET MGMT	ı	_	_	-	ı	-		-	_		CLKSE	:L<3:0>		NOPRE	SCANINC	0020
2200	EMAC1	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
2290	MCMD	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SCAN	READ	0000
	EMAC1	31:16	_		_	_			_	_		_	_	_	_			_	0000
22A0																			

Legend: Note 1:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and **INV Registers"** for more information.

^{2:} Reset values default to the factory programmed value.

REGISTER 30-2: ETHCON2: ETHERNET CONTROLLER CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	-		_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	-		_	_
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
13.6	_	_	_	_	-	R	XBUFSZ<6:	4>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
7:0		RXBUF	SZ<3:0>		_	1	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-4 RXBUFSZ<6:0>: RX Data Buffer Size for All RX Descriptors (in 16-byte increments) bits

1111111 = RX data Buffer size for descriptors is 2032 bytes

•

•

•

1100000 = RX data Buffer size for descriptors is 1536 bytes

•

•

.

0000011 = RX data Buffer size for descriptors is 48 bytes

0000010 = RX data Buffer size for descriptors is 32 bytes

0000001 = RX data Buffer size for descriptors is 16 bytes

0000000 = Reserved

bit 3-0 Unimplemented: Read as '0'

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

REGISTER 30-39: EMAC1SA2: ETHERNET CONTROLLER MAC STATION ADDRESS 2 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	_	_	_	_	1		_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	_	_	_	_	-	_	_		
15:8	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P		
13.6	STNADDR2<7:0>									
7:0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P		
7:0		_		STNADDR	1<7:0>					

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Reserved: Maintain as '0'; ignore read

bit 15-8 STNADDR2<7:0>: Station Address Octet 2 bits

These bits hold the second transmitted octet of the station address.

bit 7-0 STNADDR1<7:0>: Station Address Octet 1 bits


These bits hold the most significant (first transmitted) octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Г	Dimension Limits	MIN	NOM	MAX		
Number of Leads	N		100			
Lead Pitch	е		0.50 BSC			
Overall Height	А	1	_	1.20		
Molded Package Thickness	A2	0.95	1.00	1.05		
Standoff	A1	0.05	_	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 REF				
Foot Angle	ф	0°	3.5°	7°		
Overall Width	E	16.00 BSC				
Overall Length	D	16.00 BSC				
Molded Package Width	E1	14.00 BSC				
Molded Package Length	D1	14.00 BSC				
Lead Thickness	С	0.09	_	0.20		
Lead Width	b	0.17	0.22	0.27		
Mold Draft Angle Top	α	11°	12°	13°		
Mold Draft Angle Bottom	β	11°	12°	13°		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Crystal/Oscillator	Selection for USB
Any frequency that can be divided down to 4 MHz using UPLLIDIV, including 4, 8, 12, 16, 20, 40, and 48 MHz.	If the USB module is used, the Primary Oscillator is limited to either 12 MHz or 24 MHz. Which frequency is used is selected using the UPLLFSEL (DEVCFG2<30>) bit.
USB PLL Co	onfiguration
On PIC32MX devices, the PLL for the USB requires an input frequency of 4 MHz.	On PIC32MZ EF devices, the HS USB PHY requires an input frequency of 12 MHz or 24 MHz. UPLLIDIV has been replaced with UPLLFSEL.
UPLLIDIV<2:0> (DEVCFG2<10:8>) 111 = 12x divider 110 = 10x divider 101 = 6x divider 100 = 5x divider 011 = 4x divider 010 = 3x divider 010 = 3x divider 010 = 2x divider 001 = 2x divider 000 = 1x divider	UPLLFSEL (DEVCFG2<30>) 1 = UPLL input clock is 24 MHz 0 = UPLL input clock is 12 MHz
Peripheral Bus CI	ock Configuration
On PIC32MX devices, there is one peripheral bus, and the clock for that bus is divided from the SYSCLK using FPBDIV/PBDIV. In addition, the maximum PBCLK frequency is the same as SYSCLK. FPBDIV<1:0> (DEVCFG1<5:4>) PBDIV<1:0> (OSCCON<20:19>) 11 = PBCLK is SYSCLK divided by 8 10 = PBCLK is SYSCLK divided by 4 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1	On PIC32MZ EF devices, there are eight peripheral buses with their own clocks. FPBDIV is removed, and each PBDIV is in its own register for each PBCLK. The initial PBCLK speed is fixed at reset, and the maximum PBCLK speed is limited to100 MHz for all buses, with the exception of PBCLK7, which is 200 MHz. PBDIV<6:0> (PBxDIV<6:0>) 1111111 = PBCLKx is SYSCLK divided by 128 1111110 = PBCLKx is SYSCLK divided by 127 • • 0000001 = PBCLKx is SYSCLK divided by 3 0000001 = PBCLKx is SYSCLK divided by 2 (default value for x < 7)
	0000000 = PBCLKx is SYSCLK divided by 1 (default value for x ≥ 7)
CPU Clock C	Configuration
On PIC32MX devices, the CPU clock is derived from SYSCLK.	On PIC32MZ EF devices, the CPU clock is derived from PBCLK7.
FRCDIV	Default
On PIC32MX devices, the default value for FRCDIV was to divide the FRC clock by two.	On PIC32MZ EF devices, the default has been changed to divide by one.
FRCDIV<2:0> (OSCCON<26:24>) 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 (default) 000 = FRC divided by 1	FRCDIV<2:0> (OSCCON<26:24>) 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default)

TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description		
37.0 "Electrical Characteristics"	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6).		
	The DC Characteristics: Idle Current (IIDLE) and Note 4 were updated (see Table 37-7).		
	Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8).		
	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16).		
	The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21).		
	Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31).		
	The Temperature Sensor Specifications were updated (see Table 37-41).		
38.0 "Extended Temperature Electrical Characteristics"	New chapter for Extended Temperature devices was added.		
39.0 "AC and DC Characteristics Graphs"	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).		
40.0 "Packaging Information"	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.		
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF"	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).		
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).		

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family					
NOTES:					