

#### Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	•
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024eff124-e-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## REGISTER 4-9: SBTxRDy: SYSTEM BUS TARGET 'x' REGION 'y' READ PERMISSIONS REGISTER ('x' = 0-13; 'y' = 0-8)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	-	—	-	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-1	R/W-1
7.0	—	_	—		GROUP3	GROUP2	GROUP1	GROUP0

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

- bit 31-4 Unimplemented: Read as '0'
- bit 3 Group3: Group3 Read Permissions bits
  - 1 = Privilege Group 3 has read permission
    - 0 = Privilege Group 3 does not have read permission
- bit 2 Group2: Group2 Read Permissions bits
  - 1 = Privilege Group 2 has read permission
  - 0 = Privilege Group 2 does not have read permission

## bit 1 Group1: Group1 Read Permissions bits

- 1 = Privilege Group 1 has read permission
- 0 = Privilege Group 1 does not have read permission
- bit 0 **Group0:** Group0 Read Permissions bits
  - 1 = Privilege Group 0 has read permission
    - 0 = Privilege Group 0 does not have read permission

## Note 1: Refer to Table 4-6 for the list of available targets and their descriptions.

2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-0, HC	R/W-0	R-0, HS, HC	R-0, HS, HC	U-0	U-0	U-0	U-0
15:8	WR <sup>(1)</sup>	WREN <sup>(1)</sup>	WRERR <sup>(1)</sup>	LVDERR <sup>(1)</sup>	—	—	—	—
7.0	R/W-0	R/W-x	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	PFSWAP	BFSWAP	—	—		NVMOP	<3:0>	

## REGISTER 5-1: NVMCON: FLASH PROGRAMMING CONTROL REGISTER

Legend:	HC = Hardware Set	HC = Hardware Cleared	
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-16 Unimplemented: Read as '0'

bit 15 WR: Write Control bit<sup>(1)</sup>

This bit cannot be cleared and can be set only when WREN = 1 and the unlock sequence has been performed.

- 1 = Initiate a Flash operation
- 0 = Flash operation is complete or inactive

## bit 14 WREN: Write Enable bit<sup>(1)</sup>

- 1 = Enable writes to the WR bit and disables writes to the NVMOP<3:0> bits
- 0 = Disable writes to WR bit and enables writes to the NVMOP<3:0> bits

## bit 13 WRERR: Write Error bit<sup>(1)</sup>

This bit can be cleared only by setting the NVMOP<3:0> bits = 0000 and initiating a Flash operation.

- 1 = Program or erase sequence did not complete successfully
- 0 = Program or erase sequence completed normally

## bit 12 LVDERR: Low-Voltage Detect Error bit<sup>(1)</sup>

This bit can be cleared only by setting the NVMOP<3:0> bits = 0000 and initiating a Flash operation. 1 = Low-voltage detected (possible data corruption, if WRERR is set)

0 =Voltage level is acceptable for programming

## bit 11-8 Unimplemented: Read as '0'

## bit 7 **PFSWAP:** Program Flash Bank Swap Control bit

This bit is only writable when WREN = 0 and the unlock sequence has been performed.

- 1 = Program Flash Bank 2 is mapped to the lower mapped region and program Flash Bank 1 is mapped to the upper mapped region
- 0 = Program Flash Bank 1 is mapped to the lower mapped region and program Flash Bank 2 is mapped to the upper mapped region
- Note 1: These bits are only reset by a Power-on Reset (POR) and are not affected by other reset sources.
  - 2: This operation results in a "no operation" (NOP) when the Dynamic Flash ECC Configuration bits = 00 (FECCCON<1:0> (DVCFG0<9:8>)), which enables ECC at all times. For all other FECCCON<1:0> bit settings, this command will execute, but will not write the ECC bits for the word and can cause DED errors if dynamic Flash ECC is enabled (FECCCON<1:0> = 01). Refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193) for information regarding ECC and Flash programming.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-1	U-0	U-0	U-0	R-1	U-0	U-0	U-0
15:8	0N <sup>(1)</sup>	—	—	—	PBDIVRDY		—	—
7.0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0	—				PBDIV<6:0>			

## **REGISTER 8-6: PBxDIV: PERIPHERAL BUS 'x' CLOCK DIVISOR CONTROL REGISTER ('x' = 1-7)**

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Peripheral Bus 'x' Output Clock Enable bit<sup>(1)</sup> 1 = Output clock is enabled 0 = Output clock is disabled

## bit 14-12 Unimplemented: Read as '0'

# bit 11 **PBDIVRDY:** Peripheral Bus 'x' Clock Divisor Ready bit

- 1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written
- 0 = Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written

## bit 10-7 Unimplemented: Read as '0'

- bit 6-0 **PBDIV<6:0>:** Peripheral Bus 'x' Clock Divisor Control bits
  - 1111111 = PBCLKx is SYSCLK divided by 128
  - 1111110 = PBCLKx is SYSCLK divided by 127
  - • • 0000011 = PBCLKx is SYSCLK divided by 4
  - 0000010 = PBCLKx is SYSCLK divided by 3
  - 0000001 = PBCLKx is SYSCLK divided by 2 (default value for  $x \neq 7$ )
  - 0000000 = PBCLKx is SYSCLK divided by 1 (default value for x = 7)
  - **Note 1:** The clock for peripheral bus 1 cannot be turned off. Therefore, the ON bit in the PB1DIV register cannot be written as a '0'.

Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

## TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

ess										Bit	s	-							
Virtual Addre (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1390	DCH4SSA	31:16 15:0				•				CHSSA	<31:0>								0000
13A0	DCH4DSA	31:16 15:0								CHDSA	<31:0>								0000
13B0	DCH4SSIZ	31:16 15:0	—	—	—	—	—	—	—	- CHSSIZ	— <15:0>	—	-	—	—	—	—	—	0000
13C0	DCH4DSIZ	31:16 15 <sup>.</sup> 0	—	—	—	—	—	—	—	- CHDSIZ	— <15 <sup>.</sup> 0>	—	—	—	—	—	—	—	0000
13D0	DCH4SPTR	31:16 15:0	—	—	—	—	—	—	—	CHSPTR	<15:0>	—	—	—	—	—	—	_	0000
13E0	DCH4DPTR	31:16 15:0	—	—	_	—	—	_	_			_	—	—	_	_	_	—	0000
13F0	DCH4CSIZ	31:16	_	—	_	_	—	—	_			_	_	_	—	_	_	_	0000
1400	DCH4CPTR	31:16	—	—	—	—	—	—	—			—	—	—	—	—	—	—	0000
1410	DCH4DAT	31:16	_	—	_	—	—	—	—		-	—	_	—	_	—	—	—	0000
1420	DCH5CON	15:0 31:16			-	CHPIG	N<7:0>			CHPDAI	<15:0>	—	_	_	_	—	—	_	0000
1420		15:0 31:16	CHBUSY —		CHPIGNEN —		CHPATLEN —			CHCHNS —	CHEN	CHAED	CHCHN	CHAEN CHAIR	— Q<7:0>	CHEDET	CHPR	l<1:0>	0000 00FF
1430	DOUGINT	15:0 31:16	_	—	_	CHSIR	Q<7:0>	_	_	_	CFORCE CHSDIE	CABORT CHSHIE	PATEN CHDDIE	SIRQEN CHDHIE	AIRQEN CHBCIE	— CHCCIE	— CHTAIE	— CHERIE	FF00 0000
1440		15:0 31:16	—	—	-	—	—	_	—	-	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
1450	DCH5SSA	15:0 31:16								CHSSA	<31:0>								0000
1460	DCH5DSA	15:0 31:16	_	_	_	_	_	_	_	CHDSA	<31:0>	_	_	_	_	_	_	_	0000
1470	DCH5SSIZ	15:0								CHSSIZ	<15:0>								0000
1480	DCH5DSIZ	15:0				_	_			CHDSIZ			_	_			_		0000
1490	DCH5SPTR	31:16 15:0	_	—	—	—	—	_	_	CHSPTR	— <15:0>	—	—	—	_	—	—	—	0000
Leger	d: x = u	nknown	value on F	Reset: — =	unimplemen	ted read as	s '0' Reset v	alues are s	hown in he	xadecimal									

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

## REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

## bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)

- 1 = An OUT packet cannot be loaded into the RX FIFO.
- 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
  - 1 = No more packets can be loaded into the RX FIFO
  - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
  - 1 = A data packet has been received. An interrupt is generated.
  - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.
- bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

## bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31.24	—	—	—		RX	(FIFOAD<12:	8>					
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23.10	RXFIFOAD<7:0>											
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15.0	—	—	—		Tک	(FIFOAD<12:	8>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0			TXFIFOAD<7:0>									

## REGISTER 11-14: USBFIFOA: USB FIFO ADDRESS REGISTER

## Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-16 **RXFIFOAD<12:0>:** Receive Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

111111111111 = 0xFFF8

- •
- •

bit 15-13 Unimplemented: Read as '0'

## bit 12-0 TXFIFOAD<12:0>: Transmit Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

•

•

•

## 12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

## 12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The [*pin name*]R registers, where [*pin name*] refers to the peripheral pins listed in Table 12-2, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the RPn pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-2.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.





# 18.1 Output Compare Control Registers

# TABLE 18-2: OUTPUT COMPARE 1 THROUGH OUTPUT COMPARE 9 REGISTER MAP

ess										Bi	ts								
Virtual Addr (BF84_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000	OC1CON	31:16	_	—	_	_	_	—	_	_	_		—	—	_	_	—	_	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4010	OC1R	31:16								OC1R-	<31:0>								xxxx
		31.16																	××××
4020	OC1RS	15:0								OC1RS	6<31:0>								XXXX
		31:16	_	_	_	_	_	—	_	_	_	_	_	_	_	_	_	_	0000
4200	OC2CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4210	OC2P	31:16						•		OC2P	~21.0>	•	•	•					xxxx
4210	002K	15:0								00210	<31.0>								xxxx
4220	OC2RS	31:16								OC2RS	s<31.0>								xxxx
1220	002110	15:0								002110									xxxx
4400	OC3CON	31:16	—	—	—	—	—	—	—	—	—	—			—	—	—	_	0000
		15:0	ON	_	SIDL	—	—	—	—	_	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4410	OC3R	31:16								OC3R-	<31:0>								XXXX
		15:0																	XXXX
4420	OC3RS	31:16 15 <sup>.</sup> 0								OC3RS	6<31:0>								XXXX
		31.16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
4600	OC4CON	15:0	ON	_	SIDL	_	_	_	_	_	_	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
		31:16	-		-														xxxx
4610	OC4R	15:0								OC4R	<31:0>								xxxx
4600	00400	31:16								00400									xxxx
4020	00485	15:0								UC4R3	<31:0>								xxxx
4800		31:16	—	—	—	_	_	_	_	_	_		—	—	—	—	—	_	0000
+000	200001	15:0	ON	—	SIDL	—	—	—	—	—	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>		0000
4810	OC5R	31:16								OC5R-	<31:0>								XXXX
		15:0																	
4820	OC5RS	31:16								OC5RS	S<31:0>								XXXX
1	1	15:0																	XXXX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

## REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER (CONTINUED)

- bit 2 TXTHRIF: Transmit Buffer Threshold Interrupt Flag bit

   Transmit buffer has more than TXINTTHR words of space available
   Transmit buffer has less than TXINTTHR words of space available

   bit 1 TXFULLIF: Transmit Buffer Full Interrupt Flag bit

   The transmit buffer is full
   The transmit buffer is not full

   bit 0 TXEMPTYIF: Transmit Buffer Empty Interrupt Flag bit

   The transmit buffer is empty
  - 0 = The transmit buffer has content
- **Note 1:** In Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24		—	—	INIT1SCHECK	INIT1CO	UNT<1:0>	INIT1TY	PE<1:0>
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				INIT1CMD3<	7:0> <sup>(1)</sup>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				INIT1CMD2<	7:0> <sup>(1)</sup>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0 INIT1CMD1<7:0> <sup>(1)</sup>								

## REGISTER 20-25: SQI1XCON3: SQI XIP CONTROL REGISTER 3

## Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-29 Unimplemented: Read as '0'

- bit 28 INIT1SCHECK: Flash Initialization 1 Command Status Check bit
  - 1 = Check the status after executing the INIT1 command
  - 0 = Do not check the status

## bit 27-26 INIT1COUNT<1:0>: Flash Initialization 1 Command Count bits

- 11 = INIT1CMD1, INIT1CMD2, and INIT1CMD3 are sent
- 10 = INIT1CMD1 and INIT1CMD2 are sent, but INIT1CMD3 is still pending
- 01 = INIT1CMD1 is sent, but INIT1CMD2 and INIT1CMD3 are still pending
- 00 = No commands are sent

## bit 25-24 INIT1TYPE<1:0>: Flash Initialization 1 Command Type bits

- 11 = Reserved
- 10 = INIT1 commands are sent in Quad Lane mode
- 01 = INIT1 commands are sent in Dual Lane mode
- 00 = INIT1 commands are sent in Single Lane mode
- bit 24-16 **INIT1CMD3<7:0>:** Flash Initialization Command 3 bits<sup>(1)</sup> Third command of the Flash initialization.
- bit 15-8 **INIT1CMD2<7:0>:** Flash Initialization Command 2 bits<sup>(1)</sup> Second command of the Flash initialization.
- bit 7-0 **INIT1CMD1<7:0>:** Flash Initialization Command 1 bits<sup>(1)</sup> First command of the Flash initialization.
- **Note 1:** INIT1CMD1 can be WEN and INIT1CMD2 can be SECTOR UNPROTECT.

**Note:** Some Flash devices require Write Enable and Sector Unprotect commands before read/write operations and this register is useful in working with those Flash types (XIP mode only)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31.24         —         … <td>21.24</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td> <td>U-0</td>	21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
U-0         R/W-0         R/W-0 <th< td=""><td>31.24</td><td>_</td><td> </td><td>—</td><td> </td><td>-</td><td>_</td><td>—</td><td> </td></th<>	31.24	_		—		-	_	—	
23.10	22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
R/W-0         R/W-0         R/W-0         R-0         R/W-0         R	23.10	—	—	—	—	—	—	—	—
15.0         ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup> ALRMSYNC         AMASK<3:0> <sup>(2)</sup> 7:0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0         R/W-0	15.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0 R/W-0	15:8	ALRMEN <sup>(1,2)</sup> CHIME <sup>(2)</sup> PIV <sup>(2)</sup> ALRMSYNC AMASK<3:0> <sup>(2)</sup>							
	7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT<7:0> <sup>(2)</sup>	7.0								

## REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

## Legend:

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit<sup>(1,2)</sup>
  - 1 = Alarm is enabled
  - 0 = Alarm is disabled
- bit 14 CHIME: Chime Enable bit<sup>(2)</sup>
  - 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
  - 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

## bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(2)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

## bit 12 ALRMSYNC: Alarm Sync bit

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover

## bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits<sup>(2)</sup>

- 0000 = Every half-second
- 0001 = Every second
- 0010 = Every 10 seconds
- 0011 = Every minute
- 0100 = Every 10 minutes
- 0101 = Every hour
- 0110 = Once a day
- 0111 = Once a week
- 1000 = Once a month
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1010 = Reserved
- 1011 = Reserved
- 11xx = Reserved
- **Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
  - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

#### **Note:** This register is reset only on a Power-on Reset (POR).

© 2015-2016 Microchip Technology Inc.



**FIGURE 28-2: S&H BLOCK DIAGRAM** 

#### 29.1 **CAN Control Registers**

Note: The 'i' shown in register names denotes CAN1 or CAN2.

#### TABLE 29-1: CAN1 REGISTER SUMMARY FOR PIC32MZXXXXECF AND PIC32MZXXXXECH DEVICES

ess										Bit	S								
Virtual Addre (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16		_	_	_	ABAT	-	REQOP<2:0	>	(	OPMOD<2:0	>	CANCAP		_	_	_	0480
0000	C1CON	15:0	ON	N – SIDLE – CANBUSY – – – – – – DNCNT<4:0> 000							0000								
0040	04050	31:16		_	_	—	_		_		_	WAKFIL		—	—	S	EG2PH<2:0	>	0000
0010	CICEG	15:0	SEG2PHTS	2PHTS SAM SEG1PH<2:0> PRSEG<2:0> SJW<1:0> BRP<5:0> 000							0000								
0020	CUNT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE		_		_	—		_	MODIE	CTMRIE	RBIE	TBIE	0000
0020	CHINI	15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	-	—	-	—	—		—	MODIF	CTMRIF	RBIF	TBIF	0000
0030	C1VEC	31:16	_		—		—		—		—	—	_	_	_		-	_	0000
0000	OTVEO	15:0	_		—			FILHIT<4:0:	>		—			1	CODE<6:0>	-	-		0040
0040	C1TREC	31:16	—	—	—	—	—	—	—	—	—	—	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000
00+0	OTTREO	15:0				TERRC	NT<7:0>							RERRCN	T<7:0>				0000
0050	CIESTAT	31:16	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16	0000
0000	01101/1	15:0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0	0000
0060	C1RXOVF	31:16	RXOVF31	RXOVF30	RXOVF29	DVF29 RXOVF28 RXOVF27 RXOVF26 RXOVF25 RXOVF24			RXOVF24	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16	<b>i</b> 0000	
		15:0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0	0000
0070	C1TMR	31:16								CANTS<	:15:0>							1	0000
	_	15:0							CA	NTSPRE<15	:0>						r		0000
0080	C1RXM0	31:16						SID<10:0>							MIDE		EID<1	7:16>	xxxx
		15:0								EID<1	5:0>			1		1	r		xxxx
0090	C1RXM1	31:16						SID<10:0>							MIDE		EID<1	7:16>	xxxx
	0.10.11	15:0								EID<1	5:0>						I		xxxx
00A0	C1RXM2	31:16						SID<10:0>							MIDE	_	EID<1	7:16>	xxxx
00/10	0.110.012	15:0								EID<1	5:0>								xxxx
00B0	C1RXM3	31:16		SID<10:0> MIDE EID<17:16> xxxx															
0000	0110,000	15:0		EID<15:0> xxxx															
0000	C1FLTCON0	31:16	FLTEN3	Intervision         FSEL3<4:0>         FLTEN2         MSEL2<1:0>         FSEL2<4:0>         0000							0000								
0000		15:0	FLTEN1	FLTEN1         MSEL1<1:0>         FSEL1<4:0>         FLTEN0         MSEL0<1:0>         FSEL0<4:0>         000							0000								
0000	C1FLTCON1	31:16	FLTEN7	FLTEN7         MSEL7<1:0>         FSEL7<4:0>         FLTEN6         MSEL6<1:0>         FSEL6<4:0>         000							0000								
0000	CHEIGONI	15:0	FLTEN5	TEN5         MSEL5<1:0>         FSEL5<4:0>         FLTEN4         MSEL4<1:0>         FSEL4<4:0>         000							0000								
00F0	C1FLTCON2	31:16	FLTEN11	MSEL1	11<1:0>			FSEL11<4:0	>		FLTEN10	MSEL1	0<1:0>		F	SEL10<4:0>	•		0000
SOLO		15:0	FLTEN9	MSEL	9<1:0>			FSEL9<4:0:	>		FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>			0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information. Note 1:

#### 30.1 **Ethernet Control Registers**

# TABLE 30-5: ETHERNET CONTROLLER REGISTER SUMMARY

ess										В	its								
Virtual Addr (BF88_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16								PTV-	<15:0>								0000
2000	ETHCON1	15:0	ON	—	SIDL	_	—	—	TXRTS	RXEN	AUTOFC	—	—	MANFC	—	_	_	BUFCDEC	0000
2010	ETHCON2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2010	ETHCONZ	15:0		—	—					7	XBUFSZ<6:0	)>			—	—	_	—	0000
2020	FTHTXST	31:16								TXSTAD	DR<31:16>								0000
2020	LIIIXOI	15:0							TXSTAD	DR<15:2>								—	0000
2030	FTHRXST	31:16								RXSTADI	DR<31:16>								0000
2000	21110.01	15:0							RXSTAD	DR<15:2>								—	0000
2040	ETHHT0	31:16								HT<	31:0>								0000
		15:0																	0000
2050	ETHHT1	31:16								HT<6	63:32>								0000
		15:0																	0000
2060	ETHPMM0	15.0								PMM	<31:0>								0000
		31.16																	0000
2070	ETHPMM1	15:0								PMM<	:63:32>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2080	ETHPMCS	15:0		•					•	PMCS	<15:0>	•				•		•	0000
2000	FTUDMO	31:16	_	_	—	—	_		_		_	_	_	—		_		_	0000
2090	ETHPMO	15:0								PMO	<15:0>		-						0000
		31:16	_	-	—	_	_	—	-		_	-	_	—	—	-	_	-	0000
20A0	ETHRXFC	15:0	HTEN	MPEN	_	NOTPM		PMMO	DE<3:0>		CRC ERREN	CRC OKEN	RUNT ERREN	RUNTEN	UCEN	NOT MEEN	MCEN	BCEN	0000
20B0	FTHRXWM	31:16	_	_	—	—	_	—	_	—				RXFW	M<7:0>				0000
2000		15:0	—	-	—	_	-	—	-	—		•		RXEW	M<7:0>				0000
		31:16		-	_	_	_	_	-		_	-		_	_	_		_	0000
2000	ETHIEN	15:0	_	TX BUSEIE	RX BUSEIE	_	_	_	EW MARKIE	FW MARKIE	RX DONEIE	PK TPENDIE	RX ACTIE	_	TX DONEIE	TX ABORTIE	RX BUFNAIE	RX OVFLWIE	0000
20D0	ETHIRQ	31:16	_	-	—	_	_	—	-	—	—	-	—	—	—	-	—	-	0000
		15:0	—	TXBUSE	RXBUSE	—	—	—	EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	—	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000
20E0	ETHSTAT	31:16	_	-	—	_	_	—	-	_		1		BUFCN	NT<7:0>				0000
		15:0	—	-	—	_	—	—	-	—	BUSY	TXBUSY	RXBUSY	—	—	-	—	-	0000
2100		31:16	—	-	—	—	-	—	-	_		-	—	_	—	-	—	-	0000
	NAOVELOW	15:0								RXOVFLW	CNT<15:0>								0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information. Note 1:

Reset values default to the factory programmed value. 2:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	—	—	—	—	—	—
7:0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7:0	_			B2	BIPKTGP<6:	)>		

## REGISTER 30-25: EMAC1IPGT: ETHERNET CONTROLLER MAC BACK-TO-BACK INTERPACKET GAP REGISTER

## Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-7 Unimplemented: Read as '0'

## bit 6-0 B2BIPKTGP<6:0>: Back-to-Back Interpacket Gap bits

This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet, to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 10 Mbps). In Half-Duplex mode, the recommended setting is 0x12 (18d), which also represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 100 Mbps) (in 100 Mbps) or 9.6  $\mu$ s (in 100 Mbps) (in 100 Mbps) (in 100 Mbps) or 9.6  $\mu$ s (in 100 Mbps) (in

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	—	—	—	—	
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	—	—	—	—	—	—	—	—	
15.0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	
10.0	—	- NB2BIPKTGP1<6:0>							
7.0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	
7.0				NB2E	BIPKTGP2<6:	0>			

## REGISTER 30-26: EMAC1IPGR: ETHERNET CONTROLLER MAC NON-BACK-TO-BACK INTERPACKET GAP REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-15 Unimplemented: Read as '0'

## bit 14-8 NB2BIPKTGP1<6:0>: Non-Back-to-Back Interpacket Gap Part 1 bits

This is a programmable field representing the optional carrierSense window referenced in section 4.2.3.2.1 "Deference" of the IEEE 80.23 Specification. If carrier is detected during the timing of IPGR1, the MAC defers to carrier. If, however, carrier becomes after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to medium. Its range of values is 0x0 to IPGR2. Its recommend value is 0xC (12d).

## bit 7 Unimplemented: Read as '0'

#### bit 6-0 NB2BIPKTGP2<6:0>: Non-Back-to-Back Interpacket Gap Part 2 bits This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its r

This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its recommended value is 0x12 (18d), which represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 10 Mbps).

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware. 100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

## A.3 CPU

The CPU in the PIC32MZ EF family of devices has been changed to the MIPS32 M-Class MPU architecture. This CPU includes DSP ASE, internal data and instruction L1 caches, and a TLB-based MMU.

## TABLE A-4: CPU DIFFERENCES

Table A-4 summarizes some of the key differences (indicated by **Bold** type) in the internal CPU registers.

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
L1 Data and Instruction Cad	he and Prefetch Wait States
On PIC32MX devices, the cache was included in the prefetch module outside the CPU.	On PIC32MZ EF devices, the CPU has a separate L1 instruction and data cache in the core. The PREFEN<1:0> bits still enable the prefetch module; however, the K0<2:0> bits in the CP0 regis- ters controls the internal L1 cache for the designated regions.
<ul> <li>PREFEN&lt;1:0&gt; (CHECON&lt;5:4&gt;)</li> <li>11 = Enable predictive prefetch for both cacheable and non-cacheable regions</li> <li>10 = Enable predictive prefetch for non-cacheable regions only</li> <li>01 = Enable predictive prefetch for cacheable regions only</li> <li>00 = Disable predictive prefetch</li> </ul>	PREFEN<1:0> (PRECON<5:4>) 11 = Enable predictive prefetch for any address 10 = Enable predictive prefetch for CPU instructions and CPU data 01 = Enable predictive prefetch for CPU instructions only 00 = Disable predictive prefetch
DCSZ<1:0> (CHECON<9:8>) Changing these bits causes all lines to be reinitialized to the "invalid" state. 11 = Enable data caching with a size of 4 lines 10 = Enable data caching with a size of 2 lines 01 = Enable data caching with a size of 1 line 00 = Disable data caching	K0<2:0> (CP0 Reg 16, Select 0) 011 = Cacheable, non-coherent, write-back, write allocate 010 = Uncached 001 = Cacheable, non-coherent, write-through, write allocate 000 = Cacheable, non-coherent, write-through, no write allocate
CHECOH (CHECON<16>) 1 = Invalidate all data and instruction lines 0 = Invalidate all data and instruction lines that are not locked	
	The Program Flash Memory read wait state frequency points have changed in PIC32MZ EF devices. The register for accessing the PFMWS field has changed from CHECON to PRECON.
PFMWS<2:0> (CHECON<2:0>) 111 = Seven Wait states 110 = Six Wait states 101 = Five Wait states 100 = Four Wait states 011 = Three Wait states 010 = Two Wait states (61-80 MHz) 001 = One Wait state (31-60 MHz) 000 = Zero Wait state (0-30 MHz)	PFMWS<2:0> (PRECON<2:0>) 111 = Seven Wait states • • 100 = Four Wait states (200-252 MHz) 011 = Reserved 010 = Two Wait states (133-200 MHz) 001 = One Wait state (66-133 MHz) 000 = Zero Wait states (0-66 MHz)
	Note: Wait states listed are for ECC enabled.
Core Instruct On PIC32MX devices, the CPU can execute MIPS16e instructions and uses a 16-bit instruction set, which reduces memory size.	On PIC32MZ EF devices, the CPU can operate a mode called microMIPS. microMIPS mode is an enhanced MIPS32® instruction set that uses both 16-bit and 32-bit opcodes. This mode of operation reduces memory size with minimum performance impact.
	The BOOTISA (DEVCFG0<6>) Configuration bit controls the MIPS32 and microMIPS modes for boot and exception code. 1 = Boot code and Exception code is MIPS32 <sup>®</sup> (ISAONEXC bit is set to '0' and the ISA<1:0> bits are set to '10' in the CP0 Config3 register) 0 = Boot code and Exception code is microMIPS™ (ISAONEXC bit is set to '1' and the ISA<1:0> bits are set to '11' in the CP0 Config3 register)

## **Revision C (March 2016)**

In this revision, the Preliminary status was removed from the document footer.

The revision also includes the following major changes, which are referenced by their respective chapter in Table C-2. In addition, minor updates to text and formatting were incorporated throughout the document.

TABLE C-2:	MAJOR SECTION UPDATES
------------	-----------------------

Section Name	Update Description
2.0 "Guidelines for Getting Started with 32-bit Microcontrollers"	2.9.1.3 "EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations" and Figure 2-5 were updated.
4.0 "Memory Organization"	The names of the Boot Flash Words were updated from BFxSEQ0 to BFxSEQ3 (see <b>4.1.1 "Boot Flash Sequence and Configuration Spaces"</b> ).
	The ABFxSEQx registers were removed from the Boot Flash Sequence and Configuration tables (see Table 4-2 and Table 4-3).
7.0 "CPU Exceptions and Interrupt Controller"	The Cache Error exception type was removed from the MIPS32 M-Class Microprocessor Core Exception Types (see Table 7-1).
8.0 "Oscillator Configuration"	The PLLODIV<2:0> bit value settings were updated in the SPLLCON register (see Register 8-3).
12.0 "I/O Ports"	The SIDL bit was removed from the CNCONx registers (see Table 12-4 through Table 12-21 and Register 12-3).
20.0 "Serial Quad Interface (SQI)"	The following bits were removed from the SQI1XCON1 register (see Table 20-1 and Register 20-1): DDRDATA, DDRDUMMY, DDRMODE, DDRADDR, and DDRCMD.
	The DDRMODE bit was removed from the SQI1CON register (see Table 20-1 and Register 20-4).
28.0 "12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)"	A note was added to the SELRES<1:0> bits in the ADCCON1 and ADCxTIME registers (see Register 28-1 and Register 28-27).
	The ADCID<2:0 bit values were updated in the ADCFSTAT register (see Register 28-22).
34.0 "Special Features"	The bit value definitions for the POSCGAIN<1:0> and SOSCGAIN<1:0> bits were updated (see Register 34-3).
	The Device ADC Calibration Word (DEVADCx) register was added (see Table 34-5 and Register 34-13).

Section Name	Update Description
37.0 "Electrical Characteristics"	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6).
	The DC Characteristics: Idle Current (IIDLE) and Note 4 were updated (see Table 37-7).
	Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8).
	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16).
	The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21).
	Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31).
	The Temperature Sensor Specifications were updated (see Table 37-41).
38.0 "Extended Temperature Electrical Characteristics"	New chapter for Extended Temperature devices was added.
39.0 "AC and DC Characteristics Graphs"	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).
40.0 "Packaging Information"	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF"	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).

# TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)