




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                   |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                            |
| Core Processor             | MIPS32® M-Class                                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                                |
| Speed                      | 180MHz                                                                                                                                                                            |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG                                                                                                   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                                      |
| Number of I/O              | 120                                                                                                                                                                               |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                                      |
| Program Memory Type        | FLASH                                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                                 |
| RAM Size                   | 256K x 8                                                                                                                                                                          |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V                                                                                                                                                                       |
| Data Converters            | A/D 48x12b                                                                                                                                                                        |
| Oscillator Type            | Internal                                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                                |
| Mounting Type              | Surface Mount                                                                                                                                                                     |
| Package / Case             | 144-TFBGA                                                                                                                                                                         |
| Supplier Device Package    | 144-TFBGA (7x7)                                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024eff144-e-jwx">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024eff144-e-jwx</a> |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 3-3: COPROCESSOR 0 REGISTERS (CONTINUED)**

| Register Number | Register Name  | Function                                                                                                                                  |
|-----------------|----------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| 12              | Status         | Processor status and control.                                                                                                             |
|                 | IntCtl         | Interrupt control of vector spacing.                                                                                                      |
|                 | SRSCtl         | Shadow register set control.                                                                                                              |
|                 | SRSMap         | Shadow register mapping control.                                                                                                          |
|                 | View_IPL       | Allows the Priority Level to be read/written without extracting or inserting that bit from/to the Status register.                        |
|                 | SRSMAP2        | Contains two 4-bit fields that provide the mapping from a vector number to the shadow set number to use when servicing such an interrupt. |
| 13              | Cause          | Describes the cause of the last exception.                                                                                                |
|                 | NestedExc      | Contains the error and exception level status bit values that existed prior to the current exception.                                     |
|                 | View_RIPL      | Enables read access to the RIPL bit that is available in the Cause register.                                                              |
| 14              | EPC            | Program counter at last exception.                                                                                                        |
|                 | NestedEPC      | Contains the exception program counter that existed prior to the current exception.                                                       |
| 15              | PRID           | Processor identification and revision                                                                                                     |
|                 | Ebase          | Exception base address of exception vectors.                                                                                              |
|                 | CDMMBase       | Common device memory map base.                                                                                                            |
| 16              | Config         | Configuration register.                                                                                                                   |
|                 | Config1        | Configuration register 1.                                                                                                                 |
|                 | Config2        | Configuration register 2.                                                                                                                 |
|                 | Config3        | Configuration register 3.                                                                                                                 |
|                 | Config4        | Configuration register 4.                                                                                                                 |
|                 | Config5        | Configuration register 5.                                                                                                                 |
|                 | Config7        | Configuration register 7.                                                                                                                 |
| 17              | LLAddr         | Load link address (MPU only).                                                                                                             |
| 18              | WatchLo        | Low-order watchpoint address (MPU only).                                                                                                  |
| 19              | WatchHi        | High-order watchpoint address (MPU only).                                                                                                 |
| 20-22           | Reserved       | Reserved in the PIC32 core.                                                                                                               |
| 23              | Debug          | EJTAG debug register.                                                                                                                     |
|                 | TraceControl   | EJTAG trace control.                                                                                                                      |
|                 | TraceControl2  | EJTAG trace control 2.                                                                                                                    |
|                 | UserTraceData1 | EJTAG user trace data 1 register.                                                                                                         |
|                 | TraceBPC       | EJTAG trace breakpoint register.                                                                                                          |
|                 | Debug2         | Debug control/exception status 1.                                                                                                         |
| 24              | DEPC           | Program counter at last debug exception.                                                                                                  |
|                 | UserTraceData2 | EJTAG user trace data 2 register.                                                                                                         |
| 25              | PerfCtl0       | Performance counter 0 control.                                                                                                            |
|                 | PerfCnt0       | Performance counter 0.                                                                                                                    |
|                 | PerfCtl1       | Performance counter 1 control.                                                                                                            |
|                 | PerfCnt1       | Performance counter 1.                                                                                                                    |
| 26              | ErrCtl         | Software test enable of way-select and data RAM arrays for I-Cache and D-Cache (MPU only).                                                |
| 27              | Reserved       | Reserved in the PIC32 core.                                                                                                               |
| 28              | TagLo/DataLo   | Low-order portion of cache tag interface (MPU only).                                                                                      |
| 29              | Reserved       | Reserved in the PIC32 core.                                                                                                               |
| 30              | ErrorEPC       | Program counter at last error exception.                                                                                                  |
| 31              | DeSave         | Debug exception save.                                                                                                                     |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 5-3: NVMKEY: PROGRAMMING UNLOCK REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | W-0            | W-0            | W-0            | W-0            | W-0            | W-0            | W-0           | W-0           |
|           | NVMKEY<31:24>  |                |                |                |                |                |               |               |
| 23:16     | W-0            | W-0            | W-0            | W-0            | W-0            | W-0            | W-0           | W-0           |
|           | NVMKEY<23:16>  |                |                |                |                |                |               |               |
| 15:8      | W-0            | W-0            | W-0            | W-0            | W-0            | W-0            | W-0           | W-0           |
|           | NVMKEY<15:8>   |                |                |                |                |                |               |               |
| 7:0       | W-0            | W-0            | W-0            | W-0            | W-0            | W-0            | W-0           | W-0           |
|           | NVMKEY<7:0>    |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-0 **NVMKEY<31:0>**: Unlock Register bits  
These bits are write-only, and read as '0' on any read

**Note:** This register is used as part of the unlock sequence to prevent inadvertent writes to the PFM.

**REGISTER 5-4: NVMADDR: FLASH ADDRESS REGISTER**

| Bit Range | Bit 31/23/15/7                | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0                         | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | NVMADDR<31:24> <sup>(1)</sup> |                |                |                |                |                |               |               |
| 23:16     | R/W-0                         | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | NVMADDR<23:16> <sup>(1)</sup> |                |                |                |                |                |               |               |
| 15:8      | R/W-0                         | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | NVMADDR<15:8> <sup>(1)</sup>  |                |                |                |                |                |               |               |
| 7:0       | R/W-0                         | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | NVMADDR<7:0> <sup>(1)</sup>   |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-0 **NVMADDR<31:0>**: Flash Address bits<sup>(1)</sup>

| NVMOP<3:0> Selection | Flash Address Bits (NVMADDR<31:0>)                                                     |
|----------------------|----------------------------------------------------------------------------------------|
| Page Erase           | Address identifies the page to erase (NVMADDR<13:0> are ignored).                      |
| Row Program          | Address identifies the row to program (NVMADDR<10:0> are ignored).                     |
| Word Program         | Address identifies the word to program (NVMADDR<1:0> are ignored).                     |
| Quad Word Program    | Address identifies the quad word (128-bit) to program (NVMADDR<3:0> bits are ignored). |

**Note 1:** For all other NVMOP<3:0> bit settings, the Flash address is ignored. See the NVMCON register (Register 5-1) for additional information on these bits.

**Note:** The bits in this register are only reset by a Power-on Reset (POR) and are not affected by other reset sources.

**TABLE 7-2: INTERRUPT IRQ, VECTOR, AND BIT LOCATION (CONTINUED)**

| Interrupt Source <sup>(1)</sup>    | XC32 Vector Name             | IRQ # | Vector #     | Interrupt Bit Location |          |              |              | Persistent Interrupt |
|------------------------------------|------------------------------|-------|--------------|------------------------|----------|--------------|--------------|----------------------|
|                                    |                              |       |              | Flag                   | Enable   | Priority     | Sub-priority |                      |
| ADC Data 19 <sup>(2)</sup>         | _ADC_DATA19_VECTOR           | 78    | OFF078<17:1> | IFS2<14>               | IEC2<14> | IPC19<20:18> | IPC19<17:16> | Yes                  |
| ADC Data 20 <sup>(2)</sup>         | _ADC_DATA20_VECTOR           | 79    | OFF079<17:1> | IFS2<15>               | IEC2<15> | IPC19<28:26> | IPC19<25:24> | Yes                  |
| ADC Data 21 <sup>(2)</sup>         | _ADC_DATA21_VECTOR           | 80    | OFF080<17:1> | IFS2<16>               | IEC2<16> | IPC20<4:2>   | IPC20<1:0>   | Yes                  |
| ADC Data 22 <sup>(2)</sup>         | _ADC_DATA22_VECTOR           | 81    | OFF081<17:1> | IFS2<17>               | IEC2<17> | IPC20<12:10> | IPC20<9:8>   | Yes                  |
| ADC Data 23 <sup>(2)</sup>         | _ADC_DATA23_VECTOR           | 82    | OFF082<17:1> | IFS2<18>               | IEC2<18> | IPC20<20:18> | IPC20<17:16> | Yes                  |
| ADC Data 24 <sup>(2)</sup>         | _ADC_DATA24_VECTOR           | 83    | OFF083<17:1> | IFS2<19>               | IEC2<19> | IPC20<28:26> | IPC20<25:24> | Yes                  |
| ADC Data 25 <sup>(2)</sup>         | _ADC_DATA25_VECTOR           | 84    | OFF084<17:1> | IFS2<20>               | IEC2<20> | IPC21<4:2>   | IPC21<1:0>   | Yes                  |
| ADC Data 26 <sup>(2)</sup>         | _ADC_DATA26_VECTOR           | 85    | OFF085<17:1> | IFS2<21>               | IEC2<21> | IPC21<12:10> | IPC21<9:8>   | Yes                  |
| ADC Data 27 <sup>(2)</sup>         | _ADC_DATA27_VECTOR           | 86    | OFF086<17:1> | IFS2<22>               | IEC2<22> | IPC21<20:18> | IPC21<17:16> | Yes                  |
| ADC Data 28 <sup>(2)</sup>         | _ADC_DATA28_VECTOR           | 87    | OFF087<17:1> | IFS2<23>               | IEC2<23> | IPC21<28:26> | IPC21<25:24> | Yes                  |
| ADC Data 29 <sup>(2)</sup>         | _ADC_DATA29_VECTOR           | 88    | OFF088<17:1> | IFS2<24>               | IEC2<24> | IPC22<4:2>   | IPC22<1:0>   | Yes                  |
| ADC Data 30 <sup>(2)</sup>         | _ADC_DATA30_VECTOR           | 89    | OFF089<17:1> | IFS2<25>               | IEC2<25> | IPC22<12:10> | IPC22<9:8>   | Yes                  |
| ADC Data 31 <sup>(2)</sup>         | _ADC_DATA31_VECTOR           | 90    | OFF090<17:1> | IFS2<26>               | IEC2<26> | IPC22<20:18> | IPC22<17:16> | Yes                  |
| ADC Data 32 <sup>(2)</sup>         | _ADC_DATA32_VECTOR           | 91    | OFF091<17:1> | IFS2<27>               | IEC2<27> | IPC22<28:26> | IPC22<25:24> | Yes                  |
| ADC Data 33 <sup>(2)</sup>         | _ADC_DATA33_VECTOR           | 92    | OFF092<17:1> | IFS2<28>               | IEC2<28> | IPC23<4:2>   | IPC23<1:0>   | Yes                  |
| ADC Data 34 <sup>(2)</sup>         | _ADC_DATA34_VECTOR           | 93    | OFF093<17:1> | IFS2<29>               | IEC2<29> | IPC23<12:10> | IPC23<9:8>   | Yes                  |
| ADC Data 35 <sup>(2,3)</sup>       | _ADC_DATA35_VECTOR           | 94    | OFF094<17:1> | IFS2<30>               | IEC2<30> | IPC23<20:18> | IPC23<17:16> | Yes                  |
| ADC Data 36 <sup>(2,3)</sup>       | _ADC_DATA36_VECTOR           | 95    | OFF095<17:1> | IFS2<31>               | IEC2<31> | IPC23<28:26> | IPC23<25:24> | Yes                  |
| ADC Data 37 <sup>(2,3)</sup>       | _ADC_DATA37_VECTOR           | 96    | OFF096<17:1> | IFS3<0>                | IEC3<0>  | IPC24<4:2>   | IPC24<1:0>   | Yes                  |
| ADC Data 38 <sup>(2,3)</sup>       | _ADC_DATA38_VECTOR           | 97    | OFF097<17:1> | IFS3<1>                | IEC3<1>  | IPC24<12:10> | IPC24<9:8>   | Yes                  |
| ADC Data 39 <sup>(2,3)</sup>       | _ADC_DATA39_VECTOR           | 98    | OFF098<17:1> | IFS3<2>                | IEC3<2>  | IPC24<20:18> | IPC24<17:16> | Yes                  |
| ADC Data 40 <sup>(2,3)</sup>       | _ADC_DATA40_VECTOR           | 99    | OFF099<17:1> | IFS3<3>                | IEC3<3>  | IPC24<28:26> | IPC24<25:24> | Yes                  |
| ADC Data 41 <sup>(2,3)</sup>       | _ADC_DATA41_VECTOR           | 100   | OFF100<17:1> | IFS3<4>                | IEC3<4>  | IPC25<4:2>   | IPC25<1:0>   | Yes                  |
| ADC Data 42 <sup>(2,3)</sup>       | _ADC_DATA42_VECTOR           | 101   | OFF101<17:1> | IFS3<5>                | IEC3<5>  | IPC25<12:10> | IPC25<9:8>   | Yes                  |
| ADC Data 43                        | _ADC_DATA43_VECTOR           | 102   | OFF102<17:1> | IFS3<6>                | IEC3<6>  | IPC25<20:18> | IPC25<17:16> | Yes                  |
| ADC Data 44                        | _ADC_DATA44_VECTOR           | 103   | OFF103<17:1> | IFS3<7>                | IEC3<7>  | IPC25<28:26> | IPC25<25:24> | Yes                  |
| Core Performance Counter Interrupt | _CORE_PERF_COUNT_VECTOR      | 104   | OFF104<17:1> | IFS3<8>                | IEC3<8>  | IPC26<4:2>   | IPC26<1:0>   | No                   |
| Core Fast Debug Channel Interrupt  | _CORE_FAST_DEBUG_CHAN_VECTOR | 105   | OFF105<17:1> | IFS3<9>                | IEC3<9>  | IPC26<12:10> | IPC26<9:8>   | Yes                  |

**Note 1:** Not all interrupt sources are available on all devices. See **TABLE 1: "PIC32MZ EF Family Features"** for the list of available peripherals.

**2:** This interrupt source is not available on 64-pin devices.

**3:** This interrupt source is not available on 100-pin devices.

**4:** This interrupt source is not available on 124-pin devices.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

| Virtual Address<br>(BF81_#) | Register<br>Name(1) | Bit Range | Bits       |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | All Resets |
|-----------------------------|---------------------|-----------|------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|-------------|------|------------|
|                             |                     |           | 31/15      | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1        | 16/0 |            |
| 05FC                        | OFF047              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0600                        | OFF048              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0604                        | OFF049              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0608                        | OFF050              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 060C                        | OFF051              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0610                        | OFF052              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0614                        | OFF053              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0618                        | OFF054              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 061C                        | OFF055              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0620                        | OFF056              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0624                        | OFF057              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0628                        | OFF058              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 062C                        | OFF059              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0630                        | OFF060              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |
| 0634                        | OFF061              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | VOFF<17:16> |      | 0000       |
|                             |                     | 15:0      | VOFF<15:1> |       |       |       |       |       |      |      |      |      |      |      |      |      |             |      | —          |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note**
- 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.
  - 2: This bit or register is not available on 64-pin devices.
  - 3: This bit or register is not available on devices without a CAN module.
  - 4: This bit or register is not available on 100-pin devices.
  - 5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
  - 7: This bit or register is not available on devices without a Crypto module.
  - 8: This bit or register is not available on 124-pin devices.

## 10.1 DMA Control Registers

**TABLE 10-1: DMA GLOBAL REGISTER MAP**

| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits          |       |       |         |         |       |      |      |      |      |      |      |      |            |      |      | All Resets |
|-----------------------------|---------------------------------|-----------|---------------|-------|-------|---------|---------|-------|------|------|------|------|------|------|------|------------|------|------|------------|
|                             |                                 |           | 31/15         | 30/14 | 29/13 | 28/12   | 27/11   | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2       | 17/1 | 16/0 |            |
| 1000                        | DMACON                          | 31:16     | —             | —     | —     | —       | —       | —     | —    | —    | —    | —    | —    | —    | —    | —          | —    | —    | 0000       |
|                             |                                 | 15:0      | ON            | —     | —     | SUSPEND | DMABUSY | —     | —    | —    | —    | —    | —    | —    | —    | —          | —    | —    | 0000       |
| 1010                        | DMASTAT                         | 31:16     | RDWR          | —     | —     | —       | —       | —     | —    | —    | —    | —    | —    | —    | —    | —          | —    | —    | 0000       |
|                             |                                 | 15:0      | —             | —     | —     | —       | —       | —     | —    | —    | —    | —    | —    | —    | —    | DMACH<2:0> |      |      | 0000       |
| 1020                        | DMAADDR                         | 31:16     | DMAADDR<31:0> |       |       |         |         |       |      |      |      |      |      |      |      |            |      |      | 0000       |
|                             |                                 | 15:0      |               |       |       |         |         |       |      |      |      |      |      |      |      |            |      |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 10-2: DMA CRC REGISTER MAP**

| Virtual Address<br>(BF81_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits           |       |           |           |       |       |      |      |       |        |        |      |      |            |      | All Resets |
|-----------------------------|---------------------------------|-----------|----------------|-------|-----------|-----------|-------|-------|------|------|-------|--------|--------|------|------|------------|------|------------|
|                             |                                 |           | 31/15          | 30/14 | 29/13     | 28/12     | 27/11 | 26/10 | 25/9 | 24/8 | 23/7  | 22/6   | 21/5   | 20/4 | 19/3 | 18/2       | 17/1 |            |
| 1030                        | DCRCCON                         | 31:16     | —              | —     | BYTO<1:0> |           | WBO   | —     | —    | BITO | —     | —      | —      | —    | —    | —          | —    | 0000       |
|                             |                                 | 15:0      | —              | —     | —         | PLEN<4:0> |       |       |      |      | CRCEN | CRCAPP | CRCTYP | —    | —    | CRCCH<2:0> |      | 0000       |
| 1040                        | DCRCDATA                        | 31:16     | DCRCDATA<31:0> |       |           |           |       |       |      |      |       |        |        |      |      |            |      | 0000       |
|                             |                                 | 15:0      |                |       |           |           |       |       |      |      |       |        |        |      |      |            |      | 0000       |
| 1050                        | DCRCXOR                         | 31:16     | DCRCXOR<31:0>  |       |           |           |       |       |      |      |       |        |        |      |      |            |      | 0000       |
|                             |                                 | 15:0      |                |       |           |           |       |       |      |      |       |        |        |      |      |            |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 12-18: PORTH REGISTER MAP FOR 144-PIN DEVICES ONLY**

| Virtual Address<br>(BF86_#) | Register<br>Name(s) | Bit Range | Bits          |               |               |               |                |               |              |              |              |              |              |              |              |              |              |              | All<br>Resets |
|-----------------------------|---------------------|-----------|---------------|---------------|---------------|---------------|----------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
|                             |                     |           | 31/15         | 30/14         | 29/13         | 28/12         | 27/11          | 26/10         | 25/9         | 24/8         | 23/7         | 22/6         | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         |               |
| 0700                        | ANSELH              | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —             | —             | —             | —             | —              | —             | —            | —            | —            | ANSH6        | ANSH5        | ANSH4        | —            | —            | ANSH1        | ANSH0        | 0073          |
| 0710                        | TRISH               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | TRISH15       | TRISH14       | TRISH13       | TRISH12       | TRISH11        | TRISH10       | TRISH9       | TRISH8       | TRISH7       | TRISH6       | TRISH5       | TRISH4       | TRISH3       | TRISH2       | TRISH1       | TRISH0       | FFFF          |
| 0720                        | PORTH               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | RH15          | RH14          | RH13          | RH12          | RH11           | RH10          | RH9          | RH8          | RH7          | RH6          | RH5          | RH4          | RH3          | RH2          | RH1          | RH0          | xxxx          |
| 0730                        | LATH                | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | LATH15        | LATH14        | LATH13        | LATH12        | LATH11         | LATH10        | LATH9        | LATH8        | LATH7        | LATH6        | LATH5        | LATH4        | LATH3        | LATH2        | LATH1        | LATH0        | xxxx          |
| 0740                        | ODCH                | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | ODCH15        | ODCH14        | ODCH13        | ODCH12        | ODCH11         | ODCH10        | ODCH9        | ODCH8        | ODCH7        | ODCH6        | ODCH5        | ODCH4        | ODCH3        | ODCH2        | ODCH1        | ODCH0        | 0000          |
| 0750                        | CNPUH               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNPUH15       | CNPUH14       | CNPUH13       | CNPUH12       | CNPUH11        | CNPUH10       | CNPUH9       | CNPUH8       | CNPUH7       | CNPUH6       | CNPUH5       | CNPUH4       | CNPUH3       | CNPUH2       | CNPUH1       | CNPUH0       | 0000          |
| 0760                        | CNPDH               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNPDH15       | CNPDH14       | CNPDH13       | CNPDH12       | CNPDH11        | CNPDH10       | CNPDH9       | CNPDH8       | CNPDH7       | CNPDH6       | CNPDH5       | CNPDH4       | CNPDH3       | CNPDH2       | CNPDH1       | CNPDH0       | 0000          |
| 0770                        | CNCONH              | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | ON            | —             | —             | —             | EDGE<br>DETECT | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
| 0780                        | CNENH               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNENH15       | CNENH14       | CNENH13       | CNENH12       | CNENH11        | CNENH10       | CNENH9       | CNENH8       | CNENH7       | CNENH6       | CNENH5       | CNENH4       | CNENH3       | CNENH2       | CNENH1       | CNENH0       | 0000          |
| 0790                        | CNSTATH             | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CN<br>STATH15 | CN<br>STATH14 | CN<br>STATH13 | CN<br>STATH12 | CN<br>STATH11  | CN<br>STATH10 | CN<br>STATH9 | CN<br>STATH8 | CN<br>STATH7 | CN<br>STATH6 | CN<br>STATH5 | CN<br>STATH4 | CN<br>STATH3 | CN<br>STATH2 | CN<br>STATH1 | CN<br>STATH0 | 0000          |
| 07A0                        | CNNEH               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNNEH15       | CNNEH14       | CNNEH13       | CNNEH12       | CNNEH11        | CNNEH10       | CNNEH9       | CNNEH8       | CNNEH7       | CNNEH6       | CNNEH5       | CNNEH4       | CNNEH3       | CNNEH2       | CNNEH1       | CNNEH0       | 0000          |
| 07B0                        | CNFH                | 31:16     | —             | —             | —             | —             | —              | —             | —            | —            | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNFH15        | CNFH14        | CNFH13        | CNFH12        | CNFH11         | CNFH10        | CNFH9        | CNFH8        | CNFH7        | CNFH6        | CNFH5        | CNFH4        | CNFH3        | CNFH2        | CNFH1        | CNFH0        | 0000          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP

| Virtual Address<br>(BF80_#) | Register<br>Name | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |            |      |      |      | All Resets |
|-----------------------------|------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------------|------|------|------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3       | 18/2 | 17/1 | 16/0 |            |
| 1404                        | INT1R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | INT1R<3:0> |      |      |      | 0000       |
| 1408                        | INT2R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | INT2R<3:0> |      |      |      | 0000       |
| 140C                        | INT3R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | INT3R<3:0> |      |      |      | 0000       |
| 1410                        | INT4R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | INT4R<3:0> |      |      |      | 0000       |
| 1418                        | T2CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T2CKR<3:0> |      |      |      | 0000       |
| 141C                        | T3CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T3CKR<3:0> |      |      |      | 0000       |
| 1420                        | T4CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T4CKR<3:0> |      |      |      | 0000       |
| 1424                        | T5CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T5CKR<3:0> |      |      |      | 0000       |
| 1428                        | T6CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T6CKR<3:0> |      |      |      | 0000       |
| 142C                        | T7CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T7CKR<3:0> |      |      |      | 0000       |
| 1430                        | T8CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T8CKR<3:0> |      |      |      | 0000       |
| 1434                        | T9CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | T9CKR<3:0> |      |      |      | 0000       |
| 1438                        | IC1R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | IC1R<3:0>  |      |      |      | 0000       |
| 143C                        | IC2R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | IC2R<3:0>  |      |      |      | 0000       |
| 1440                        | IC3R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —          | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | IC3R<3:0>  |      |      |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: This register is not available on 64-pin devices.  
 2: This register is not available on devices without a CAN module.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 20-10: SQI1TXDATA: SQI TRANSMIT DATA BUFFER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | TXDATA<31:24>  |                |                |                |                |                |               |               |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | TXDATA<23:16>  |                |                |                |                |                |               |               |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | TXDATA<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | TXDATA<7:0>    |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-0 **TXDATA<31:0>**: Transmit Command Data bits

Data is loaded into this register before being transmitted. Prior to the data transfer, the data in TXDATA is loaded into the shift register (SFDR).

Multiple writes to TXDATA can occur while a transfer is in progress. There can be a maximum of eight commands that can be queued.

## REGISTER 20-11: SQI1RXDATA: SQI RECEIVE DATA BUFFER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | RXDATA<31:24>  |                |                |                |                |                |               |               |
| 23:16     | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | RXDATA<23:16>  |                |                |                |                |                |               |               |
| 15:8      | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | RXDATA<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | RXDATA<7:0>    |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-0 **RXDATA<31:0>**: Receive Data Buffer bits

At the end of a data transfer, the data in the shift register is loaded into the RXDATA register. This register works like a FIFO. The depth of the receive buffer is eight words.

## REGISTER 22-1: UxMODE: UARTx MODE REGISTER (CONTINUED)

- bit 5     **ABAUD**: Auto-Baud Enable bit  
          1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55);  
              cleared by hardware upon completion  
          0 = Baud rate measurement is disabled or completed
- bit 4     **RXINV**: Receive Polarity Inversion bit  
          1 = UxRX Idle state is '0'  
          0 = UxRX Idle state is '1'
- bit 3     **BRGH**: High Baud Rate Enable bit  
          1 = High-Speed mode – 4x baud clock enabled  
          0 = Standard Speed mode – 16x baud clock enabled
- bit 2-1   **PDSEL<1:0>**: Parity and Data Selection bits  
          11 = 9-bit data, no parity  
          10 = 8-bit data, odd parity  
          01 = 8-bit data, even parity  
          00 = 8-bit data, no parity
- bit 0     **STSEL**: Stop Selection bit  
          1 = 2 Stop bits  
          0 = 1 Stop bit

**Note 1:** These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices. For additional information, see **Section 12.4 “Peripheral Pin Select (PPS)”**.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 25-6: ALRMDATE: ALARM DATE VALUE REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | MONTH10<3:0>   |                |                |                | MONTH01<3:0>   |                |               |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | DAY10<1:0>     |                |                |                | DAY01<3:0>     |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | —              | —              | —              | —              | WDAY01<3:0>    |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0'

bit 23-20 **MONTH10<3:0>:** Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 **MONTH01<3:0>:** Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 **DAY10<3:0>:** Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 **DAY01<3:0>:** Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 **WDAY01<3:0>:** Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Figure 26-10 shows the Security Association control word structure.

The Crypto Engine fetches different structures for different flows and ensures that hardware fetches minimum words from SA required for processing. The structure is ready for hardware optimal data fetches.

**FIGURE 26-10: FORMAT OF SA\_CTRL**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3  | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|-----------------|----------------|---------------|---------------|
| 31-24     | —              | —              | VERIFY         | —              | NO_RX           | OR_EN          | ICVONLY       | IRFLAG        |
| 23-16     | LNC            | LOADIV         | FB             | FLAGS          | —               | —              | —             | ALGO<6>       |
| 15-8      | ALGO<5:0>      |                |                |                |                 |                | ENC           | KEY SIZE<1>   |
| 7-0       | KEY SIZE<0>    | MULTITASK<2:0> |                |                | CRYPTOALGO<3:0> |                |               |               |

bit 31-30 **Reserved:** Do not use

bit 29 **VERIFY:** NIST Procedure Verification Setting

1 = NIST procedures are to be used

0 = Do not use NIST procedures

bit 28 **Reserved:** Do not use

bit 27 **NO\_RX:** Receive DMA Control Setting

1 = Only calculate ICV for authentication calculations

0 = Normal processing

bit 26 **OR\_EN:** OR Register Bits Enable Setting

1 = OR the register bits with the internal value of the CSR register

0 = Normal processing

bit 25 **ICVONLY:** Incomplete Check Value Only Flag

This affects the SHA-1 algorithm only. It has no effect on the AES algorithm.

1 = Only three words of the HMAC result are available

0 = All results from the HMAC result are available

bit 24 **IRFLAG:** Immediate Result of Hash Setting

This bit is set when the immediate result for hashing is requested.

1 = Save the immediate result for hashing

0 = Do not save the immediate result

bit 23 **LNC:** Load New Keys Setting

1 = Load a new set of keys for encryption and authentication

0 = Do not load new keys

bit 22 **LOADIV:** Load IV Setting

1 = Load the IV from this Security Association

0 = Use the next IV

bit 21 **FB:** First Block Setting

This bit indicates that this is the first block of data to feed the IV value.

1 = Indicates this is the first block of data

0 = Indicates this is not the first block of data

bit 20 **FLAGS:** Incoming/Outgoing Flow Setting

1 = Security Association is associated with an outgoing flow

0 = Security Association is associated with an incoming flow

bit 19-17 **Reserved:** Do not use

| Virtual Address<br>(BF84_#) | Register<br>Name         | Bit Range | Bits        |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | All Resets |
|-----------------------------|--------------------------|-----------|-------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|------------|
|                             |                          |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |            |
| B234                        | ADCDATA13                | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B238                        | ADCDATA14                | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B23C                        | ADCDATA15                | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B240                        | ADCDATA16                | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B244                        | ADCDATA17                | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B248                        | ADCDATA18                | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B24C                        | ADCDATA19 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B250                        | ADCDATA20 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B254                        | ADCDATA21 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B258                        | ADCDATA22 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B25C                        | ADCDATA23 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B260                        | ADCDATA24 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B264                        | ADCDATA25 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B268                        | ADCDATA26 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B26C                        | ADCDATA27 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B270                        | ADCDATA28 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B274                        | ADCDATA29 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B278                        | ADCDATA30 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
| B27C                        | ADCDATA31 <sup>(1)</sup> | 31:16     | DATA<31:16> |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |
|                             |                          | 15:0      | DATA<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |      | 0000       |

## PLC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 28-33: ADCxCFG: ADCx CONFIGURATION REGISTER 'x' ('x' = 0 THROUGH 4 AND 7)

| Bit Range     | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|---------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| ADCCFG<31:24> |                   |                   |                   |                   |                   |                   |                  |                  |
| 23:16         | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| ADCCFG<23:16> |                   |                   |                   |                   |                   |                   |                  |                  |
| 15:8          | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| ADCCFG<15:8>  |                   |                   |                   |                   |                   |                   |                  |                  |
| 7:0           | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
| ADCCFG<7:0>   |                   |                   |                   |                   |                   |                   |                  |                  |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-0      **ADCCFG<31:0>**: ADC Module Configuration Data bits  
 Prior to enabling the ADC, these registers should be written with the corresponding value stored in DEVADCx in software during ADC initialization.

**Note:** The bits in this register can only change when the applicable ANENx bit in the ADCANCON register is cleared.

## REGISTER 30-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

|       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| bit 7 | <b>RXDONE:</b> Receive Done Interrupt bit <sup>(2)</sup><br>1 = RX packet was successfully received<br>0 = No interrupt pending<br><br>This bit is set whenever an RX packet is successfully received. It is cleared by either a Reset or CPU write of a '1' to the CLR register.                                                                                                                                                                                                                                                                                |
| bit 6 | <b>PKTPEND:</b> Packet Pending Interrupt bit <sup>(2)</sup><br>1 = RX packet pending in memory<br>0 = RX packet is not pending in memory<br><br>This bit is set when the BUFCNT counter has a value other than '0'. It is cleared by either a Reset or by writing the BUFCDEC bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.                                                                                                                                                                                                         |
| bit 5 | <b>RXACT:</b> Receive Activity Interrupt bit <sup>(2)</sup><br>1 = RX packet data was successfully received<br>0 = No interrupt pending<br><br>This bit is set whenever RX packet data is stored in the RXBM FIFO. It is cleared by either a Reset or CPU write of a '1' to the CLR register.                                                                                                                                                                                                                                                                    |
| bit 4 | <b>Unimplemented:</b> Read as '0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| bit 3 | <b>TXDONE:</b> Transmit Done Interrupt bit <sup>(2)</sup><br>1 = TX packet was successfully sent<br>0 = No interrupt pending<br><br>This bit is set when the currently transmitted TX packet completes transmission, and the Transmit Status Vector is loaded into the first descriptor used for the packet. It is cleared by either a Reset or CPU write of a '1' to the CLR register.                                                                                                                                                                          |
| bit 2 | <b>TXABORT:</b> Transmit Abort Condition Interrupt bit <sup>(2)</sup><br>1 = TX abort condition occurred on the last TX packet<br>0 = No interrupt pending<br><br>This bit is set when the MAC aborts the transmission of a TX packet for one of the following reasons: <ul style="list-style-type: none"><li>• Jumbo TX packet abort</li><li>• Underrun abort</li><li>• Excessive defer abort</li><li>• Late collision abort</li><li>• Excessive collisions abort</li></ul><br>This bit is cleared by either a Reset or CPU write of a '1' to the CLR register. |
| bit 1 | <b>RXBUFNA:</b> Receive Buffer Not Available Interrupt bit <sup>(2)</sup><br>1 = RX Buffer Descriptor Not Available condition has occurred<br>0 = No interrupt pending<br><br>This bit is set by a RX Buffer Descriptor Overrun condition. It is cleared by either a Reset or a CPU write of a '1' to the CLR register.                                                                                                                                                                                                                                          |
| bit 0 | <b>RXOVFLW:</b> Receive FIFO Over Flow Error bit <sup>(2)</sup><br>1 = RX FIFO Overflow Error condition has occurred<br>0 = No interrupt pending<br><br>RXOVFLW is set by the RXBM Logic for an RX FIFO Overflow condition. It is cleared by either a Reset or CPU write of a '1' to the CLR register.                                                                                                                                                                                                                                                           |

**Note 1:** This bit is only used for TX operations.

**2:** This bit are only used for RX operations.

|                                                                                                                                                                                                           |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Note:</b> It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes. |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-21: ETHFCSERR: ETHERNET CONTROLLER FRAME CHECK SEQUENCE ERROR STATISTICS REGISTER

| Bit Range | Bit 31/23/15/7  | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0             | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —               | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0             | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —               | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0           | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | FCSERRCNT<15:8> |                |                |                |                |                |               |               |
| 7:0       | R/W-0           | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | FCSERRCNT<7:0>  |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **FCSERRCNT<15:0>:** FCS Error Count bits

Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

**Note 1:** This register is only used for RX operations.

**2:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

**3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-25: EMAC1IPGT: ETHERNET CONTROLLER MAC BACK-TO-BACK INTERPACKET GAP REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | R/W-0          | R/W-0          | R/W-1          | R/W-0          | R/W-0          | R/W-1         | R/W-0         |
|           | —              | B2BIPKTGP<6:0> |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-7 **Unimplemented:** Read as '0'

bit 6-0 **B2BIPKTGP<6:0>:** Back-to-Back Interpacket Gap bits

This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet, to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 10 Mbps). In Half-Duplex mode, the recommended setting is 0x12 (18d), which also represents the minimum IPG of 0.96  $\mu$ s (in 100 Mbps) or 9.6  $\mu$ s (in 10 Mbps).

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 32-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | ON             | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | CVROE          | CVRR           | CVRSS          | CVR<3:0>       |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **ON:** Comparator Voltage Reference On bit

1 = Module is enabled

Setting this bit does not affect other bits in the register.

0 = Module is disabled and does not consume current.

Clearing this bit does not affect the other bits in the register.

bit 14-7 **Unimplemented:** Read as '0'

bit 6 **CVROE:** CVREFOUT Enable bit

1 = Voltage level is output on CVREFOUT pin

0 = Voltage level is disconnected from CVREFOUT pin

bit 5 **CVRR:** CVREF Range Selection bit

1 = 0 to 0.67 CVRSRC, with CVRSRC/24 step size

0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size

bit 4 **CVRSS:** CVREF Source Selection bit

1 = Comparator voltage reference source,  $CVRSRC = (VREF+) - (VREF-)$

0 = Comparator voltage reference source,  $CVRSRC = AVDD - AVSS$

bit 3-0 **CVR<3:0>:** CVREF Value Selection  $0 \leq CVR<3:0> \leq 15$  bits

When CVRR = 1:

$CVREF = (CVR<3:0>/24) \cdot (CVRSRC)$

When CVRR = 0:

$CVREF = 1/4 \cdot (CVRSRC) + (CVR<3:0>/32) \cdot (CVRSRC)$

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS**

| DC CHARACTERISTICS |                 |                                                                                          | Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |                     |                        |       |                                                                                 |
|--------------------|-----------------|------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|------------------------|-------|---------------------------------------------------------------------------------|
| Param. No.         | Symbol          | Characteristics                                                                          | Min.                                                                                                                                                                 | Typ. <sup>(1)</sup> | Max.                   | Units | Conditions                                                                      |
| DI10               | V <sub>IL</sub> | <b>Input Low Voltage</b><br>I/O Pins with PMP                                            | V <sub>SS</sub>                                                                                                                                                      | —                   | 0.15 * V <sub>DD</sub> | V     | SMBus disabled<br>(Note 4)                                                      |
| DI18               |                 | I/O Pins                                                                                 | V <sub>SS</sub>                                                                                                                                                      | —                   | 0.2 * V <sub>DD</sub>  | V     |                                                                                 |
| DI19               |                 | SDAx, SCLx                                                                               | V <sub>SS</sub>                                                                                                                                                      | —                   | 0.3 * V <sub>DD</sub>  | V     |                                                                                 |
| DI19               |                 | SDAx, SCLx                                                                               | V <sub>SS</sub>                                                                                                                                                      | —                   | 0.8                    | V     |                                                                                 |
| DI20               | V <sub>IH</sub> | <b>Input High Voltage</b><br>I/O Pins not 5V-tolerant <sup>(5)</sup>                     | 0.80 * V <sub>DD</sub>                                                                                                                                               | —                   | V <sub>DD</sub>        | V     | (Note 4,6)                                                                      |
|                    |                 | I/O Pins 5V-tolerant with PMP <sup>(5)</sup>                                             | 0.80 * V <sub>DD</sub>                                                                                                                                               | —                   | 5.5                    | V     | (Note 4,6)                                                                      |
| DI28a              |                 | I/O Pins 5V-tolerant <sup>(5)</sup><br>SDAx, SCLx on non-5V tolerant pins <sup>(5)</sup> | 0.80 * V <sub>DD</sub>                                                                                                                                               | —                   | 5.5                    | V     | SMBus disabled<br>(Note 4,6)                                                    |
| DI29a              |                 | SDAx, SCLx on non-5V tolerant pins <sup>(5)</sup>                                        | 2.1                                                                                                                                                                  | —                   | V <sub>DD</sub>        | V     |                                                                                 |
| DI28b              |                 | SDAx, SCLx on 5V tolerant pins <sup>(5)</sup>                                            | 0.80 * V <sub>DD</sub>                                                                                                                                               | —                   | 5.5                    | V     | SMBus disabled<br>(Note 4,6)                                                    |
| DI29b              |                 | SDAx, SCLx on 5V tolerant pins <sup>(5)</sup>                                            | 2.1                                                                                                                                                                  | —                   | 5.5                    | V     | SMBus enabled,<br>2.1V ≤ V <sub>PIN</sub> ≤ 5.5<br>(Note 4,6)                   |
| DI30               | ICNPU           | <b>Change Notification Pull-up Current</b>                                               | —                                                                                                                                                                    | —                   | -40                    | μA    | V <sub>DD</sub> = 3.3V, V <sub>PIN</sub> = V <sub>SS</sub><br>(Note 3,6)        |
| DI31               | ICNPD           | <b>Change Notification Pull-down Current<sup>(4)</sup></b>                               | 40                                                                                                                                                                   | —                   | —                      | μA    | V <sub>DD</sub> = 3.3V, V <sub>PIN</sub> = V <sub>DD</sub>                      |
| DI50               | I <sub>IL</sub> | <b>Input Leakage Current (Note 3)</b><br>I/O Ports                                       | —                                                                                                                                                                    | —                   | ±1                     | μA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance |
| DI51               |                 | Analog Input Pins                                                                        | —                                                                                                                                                                    | —                   | ±1                     | μA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>Pin at high-impedance |
| DI55               |                 | MCLR <sup>(2)</sup>                                                                      | —                                                                                                                                                                    | —                   | ±1                     | μA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub>                            |
| DI56               |                 | OSC1                                                                                     | —                                                                                                                                                                    | —                   | ±1                     | μA    | V <sub>SS</sub> ≤ V <sub>PIN</sub> ≤ V <sub>DD</sub> ,<br>HS mode               |

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3:** Negative current is defined as current sourced by the pin.
- 4:** This parameter is characterized, but not tested in manufacturing.
- 5:** See the pin name tables (Table 2 through Table 4) for the 5V-tolerant pins.
- 6:** The V<sub>IH</sub> specifications are only in relation to externally applied inputs, and not with respect to the user-selectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum V<sub>IH</sub> of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-20: INTERNAL FRC ACCURACY**

| AC CHARACTERISTICS                              |                 | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature    -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |      |       |                     |
|-------------------------------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|-------|---------------------|
| Param. No.                                      | Characteristics | Min.                                                                                                                                                                       | Typ. | Max. | Units | Conditions          |
| Internal FRC Accuracy @ 8.00 MHz <sup>(1)</sup> |                 |                                                                                                                                                                            |      |      |       |                     |
| F20                                             | FRC             | -5                                                                                                                                                                         | —    | +5   | %     | 0°C ≤ TA ≤ +85°C    |
|                                                 |                 | -8                                                                                                                                                                         | —    | +8   | %     | -40°C ≤ TA ≤ +85°C  |
|                                                 |                 | -10                                                                                                                                                                        | —    | +10  | %     | -40°C ≤ TA ≤ +125°C |

**Note 1:** Frequency calibrated at +25°C and 3.3V. The TUN bits (OSCTUN<5:0>) can be used to compensate for temperature drift.

**TABLE 37-21: INTERNAL LPRC ACCURACY**

| AC CHARACTERISTICS                        |                 | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature    -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |      |       |                     |
|-------------------------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|-------|---------------------|
| Param. No.                                | Characteristics | Min.                                                                                                                                                                       | Typ. | Max. | Units | Conditions          |
| Internal LPRC @ 32.768 kHz <sup>(1)</sup> |                 |                                                                                                                                                                            |      |      |       |                     |
| F21                                       | LPRC            | -8                                                                                                                                                                         | —    | +8   | %     | 0°C ≤ TA ≤ +85°C    |
|                                           |                 | -25                                                                                                                                                                        | —    | +25  | %     | -40°C ≤ TA ≤ +125°C |

**Note 1:** Change of LPRC frequency as VDD changes.

**TABLE 37-22: INTERNAL BACKUP FRC (BFRC) ACCURACY**

| AC CHARACTERISTICS             |                 | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature    -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |      |       |            |
|--------------------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|-------|------------|
| Param. No.                     | Characteristics | Min.                                                                                                                                                                       | Typ. | Max. | Units | Conditions |
| Internal BFRC Accuracy @ 8 MHz |                 |                                                                                                                                                                            |      |      |       |            |
| F22                            | BFRC            | —                                                                                                                                                                          | ±30  | —    | %     | —          |

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at [www.microchip.com](http://www.microchip.com). This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at [www.microchip.com](http://www.microchip.com). Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

**Technical support is available through the web site at: <http://microchip.com/support>**