

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Product Status	Active
Core Processor	MIPS32 <sup>®</sup> M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024eff144-i-pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 2.4 ICSP Pins

The PGECx and PGEDx pins are used for ICSP and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 3 or MPLAB REAL ICE<sup>™</sup>.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available from the Microchip web site.

- "Using MPLAB<sup>®</sup> ICD 3" (poster) (DS50001765)
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" (DS50001764)
- "MPLAB<sup>®</sup> REAL ICE<sup>™</sup> In-Circuit Debugger User's Guide" (DS50001616)
- "Using MPLAB<sup>®</sup> REAL ICE™ Emulator" (poster) (DS50001749)

# 2.5 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input voltage low (VIL) requirements.

#### 2.6 Trace


The trace pins can be connected to a hardware trace-enabled programmer to provide a compressed real-time instruction trace. When used for trace, the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22 Ohm series resistor between the trace pins and the trace connector.

# 2.7 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

#### FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



#### 2.8 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

# 7.0 CPU EXCEPTIONS AND INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupt Controller" (DS60001108) and Section 50. "CPU MIPS32<sup>®</sup> for Devices with microAptiv<sup>™</sup> and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MZ EF devices generate interrupt requests in response to interrupt events from peripheral modules. The Interrupt Controller module exists outside of the CPU and prioritizes the interrupt events before presenting them to the CPU.


The CPU handles interrupt events as part of the exception handling mechanism, which is described in **Section 7.1 "CPU Exceptions"**.

The Interrupt Controller module includes the following features:

- Up to 213 interrupt sources and vectors with dedicated programmable offsets, eliminating the need for redirection
- · Single and multi-vector mode operations
- · Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Seven shadow register sets that can be used for any priority level, eliminating software context switch and reducing interrupt latency
- Software can generate any interrupt

Figure 7-1 shows the block diagram for the Interrupt Controller and CPU exceptions.

#### FIGURE 7-1: CPU EXCEPTIONS AND INTERRUPT CONTROLLER MODULE BLOCK DIAGRAM



(1)	XODO Vester Nerre	IRQ	Maatan H		IEC0<22> IPC5<20:18> IPC5<17:16>   IEC0<22> IPC5<20:18> IPC5<17:16>   IEC0<23> IPC5<28:26> IPC5<25:24>   IEC0<24> IPC6<4:2> IPC6<1:0>   IEC0<25> IPC6<20:18> IPC6<9:8>   IEC0<26> IPC6<20:18> IPC6<17:16>   IEC0<27> IPC6<28:26> IPC6<25:24>   IEC0<28> IPC6<28:26> IPC6<25:24>   IEC0<28> IPC7<4:2> IPC6<25:24>   IEC0<28> IPC7<4:2> IPC6<25:24>   IEC0<29> IPC7<12:10> IPC7<9:8>   IEC0<30> IPC7<20:18> IPC7<17:16>   IEC1<0> IPC8<4:2> IPC8<1:0>   IEC1<2> IPC8<20:18> IPC8<1:0>   IEC1<2> IPC8<28:26> IPC8<25:24>   IEC1<3> IPC9<4:2> IPC9<1:0>   IEC1<2> IPC9<20:18> IPC9<1:0>   IEC1<4> IPC9<22:18> IPC9<1:0>   IEC1<6> IPC9<28:26> IPC9<25:24>   IEC1<6> IPC9<28:26> IPC9<25:24>   <			Persistent
Interrupt Source <sup>(1)</sup>	XC32 Vector Name	#	Vector #	Flag	Enable	Priority	Sub-priority	Interrupt
Output Compare 4	_OUTPUT_COMPARE_4_VECTOR	22	OFF022<17:1>	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>	No
External Interrupt 4	_EXTERNAL_4_VECTOR	23	OFF023<17:1>	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>	No
Timer5	_TIMER_5_VECTOR	24	OFF024<17:1>	IFS0<24>	IEC0<24>	IPC6<4:2>	IPC6<1:0>	No
Input Capture 5 Error	_INPUT_CAPTURE_5_ERROR_VECTOR	25	OFF025<17:1>	IFS0<25>	IEC0<25>	IPC6<12:10>	IPC6<9:8>	Yes
Input Capture 5	_INPUT_CAPTURE_5_VECTOR	26	OFF026<17:1>	IFS0<26>	IEC0<26>	IPC6<20:18>	IPC6<17:16>	Yes
Output Compare 5	_OUTPUT_COMPARE_5_VECTOR	27	OFF027<17:1>	IFS0<27>	IEC0<27>	IPC6<28:26>	IPC6<25:24>	No
Timer6	_TIMER_6_VECTOR	28	OFF028<17:1>	IFS0<28>	IEC0<28>	IPC7<4:2>	IPC7<1:0>	No
Input Capture 6 Error	_INPUT_CAPTURE_6_ERROR_VECTOR	29	OFF029<17:1>	IFS0<29>	IEC0<29>	IPC7<12:10>	IPC7<9:8>	Yes
Input Capture 6	_INPUT_CAPTURE_6_VECTOR	30	OFF030<17:1>	IFS0<30>	IEC0<30>	IPC7<20:18>	IPC7<17:16>	Yes
Output Compare 6	_OUTPUT_COMPARE_6_VECTOR	31	OFF031<17:1>	IFS0<31>	IEC0<31>	IPC7<28:26>	IPC7<25:24>	No
Timer7	_TIMER_7_VECTOR	32	OFF032<17:1>	IFS1<0>	IEC1<0>	IPC8<4:2>	IPC8<1:0>	No
Input Capture 7 Error	_INPUT_CAPTURE_7_ERROR_VECTOR	33	OFF033<17:1>	IFS1<1>	IEC1<1>	IPC8<12:10>	IPC8<9:8>	Yes
Input Capture 7	_INPUT_CAPTURE_7_VECTOR	34	OFF034<17:1>	IFS1<2>	IEC1<2>	IPC8<20:18>	IPC8<17:16>	Yes
Output Compare 7	_OUTPUT_COMPARE_7_VECTOR	35	OFF035<17:1>	IFS1<3>	IEC1<3>	IPC8<28:26>	IPC8<25:24>	No
Timer8	_TIMER_8_VECTOR	36	OFF036<17:1>	IFS1<4>	IEC1<4>	IPC9<4:2>	IPC9<1:0>	No
Input Capture 8 Error	_INPUT_CAPTURE_8_ERROR_VECTOR	37	OFF037<17:1>	IFS1<5>	IEC1<5>	IPC9<12:10>	IPC9<9:8>	Yes
Input Capture 8	_INPUT_CAPTURE_8_VECTOR	38	OFF038<17:1>	IFS1<6>	IEC1<6>	IPC9<20:18>	IPC9<17:16>	Yes
Output Compare 8	_OUTPUT_COMPARE_8_VECTOR	39	OFF039<17:1>	IFS1<7>	IEC1<7>	IPC9<28:26>	IPC9<25:24>	No
Timer9	_TIMER_9_VECTOR	40	OFF040<17:1>	IFS1<8>	IEC1<8>	IPC10<4:2>	IPC10<1:0>	No
Input Capture 9 Error	_INPUT_CAPTURE_9_ERROR_VECTOR	41	OFF041<17:1>	IFS1<9>	IEC1<9>	IPC10<12:10>	IPC10<9:8>	Yes
Input Capture 9	_INPUT_CAPTURE_9_VECTOR	42	OFF042<17:1>	IFS1<10>	IEC1<10>	IPC10<20:18>	IPC10<17:16>	Yes
Output Compare 9	_OUTPUT_COMPARE_9_VECTOR	43	OFF043<17:1>	IFS1<11>	IEC1<11>	IPC10<28:26>	IPC10<25:24>	No
ADC Global Interrupt	_ADC_VECTOR	44	OFF044<17:1>	IFS1<12>	IEC1<12>	IPC11<4:2>	IPC11<1:0>	Yes
ADC FIFO Data Ready Interrupt	_ADC_FIFO_VECTOR	45	OFF045<17:1>	IFS1<13>	IEC1<13>	IPC11<12:10>	IPC11<9:8>	Yes
ADC Digital Comparator 1	_ADC_DC1_VECTOR	46	OFF046<17:1>	IFS1<14>	IEC1<14>	IPC11<20:18>	IPC11<17:16>	Yes
ADC Digital Comparator 2	_ADC_DC2_VECTOR	47	OFF047<17:1>	IFS1<15>	IEC1<15>	IPC11<28:26>	IPC11<25:24>	Yes
ADC Digital Comparator 3	_ADC_DC3_VECTOR	48	OFF048<17:1>	IFS1<16>	IEC1<16>	IPC12<4:2>	IPC12<1:0>	Yes
ADC Digital Comparator 4	_ADC_DC4_VECTOR	49	OFF049<17:1>	IFS1<17>	IEC1<17>	IPC12<12:10>	IPC12<9:8>	Yes

Note 1: Not all interrupt sources are available on all devices. See TABLE 1: "PIC32MZ EF Family Features" for the list of available peripherals.

2: This interrupt source is not available on 64-pin devices.

3: This interrupt source is not available on 100-pin devices.

4: This interrupt source is not available on 124-pin devices.

# 11.0 HI-SPEED USB WITH ON-THE-GO (OTG)

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 51. "Hi-Speed USB with **On-The-Go** (OTG)" (DS60001326) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 embedded host, device, or OTG implementation with a minimum of external components.

The module supports Hi-Speed, Full-Speed, or Low-Speed in any of the operating modes. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the RAM controller, packet encode/decode, UTM synchronization, end-point control, a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The USB module includes the following features:

- USB Hi-Speed, Full-Speed, and Low-Speed support for host and device
- USB OTG support with one or more Hi-Speed, Full-Speed, or Low-Speed device
- Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- Integrated USB transceiver
- Transaction handshaking performed by hardware
- Integrated 8-channel DMA to access system RAM and Flash
- Seven transmit endpoints and seven receive endpoints, in addition to Endpoint 0
- Session Request Protocol (SRP) and Host Negotiation Protocol (HNP) support
- Suspend and resume signaling support
- Dynamic FIFO sizing
- Integrated RAM for the FIFOs, eliminating the need for system RAM for the FIFOs
- Link power management support
  - Note 1: The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.
    - If the USB module is used, the Primary Oscillator (POSC) is limited to either 12 MHz or 24 MHz.

### TABLE 12-19: PORTJ REGISTER MAP FOR 124-PIN DEVICES ONLY

ess		0								Bits									
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	ANSELJ	31:16	—	-	—	-	—	—	—		—			—	—	—			0000
0000	7410220	15:0	—	_	—	—	ANSJ11	_	ANSJ9	ANSJ8	—	_	_	—	_	—	_	_	0B00
0810	TRISJ	31:16	—	-	—	-	—	—	—	—	—	—	_	—	—	—	_	_	0000
00.0		15:0	—	_	—	-	TRISJ11	_	TRISJ9	TRISJ8	_	—	_	TRISJ4	_	TRISJ2	TRISJ1	TRISJ0	0B17
0820	PORTJ	31:16	—	—	—	—	—	—	—		—	—	—	—	_	-	—	—	0000
		15:0	—	—	—	—	RJ11	_	RJ9	RJ8	—	—	_	RJ4	—	RJ2	RJ1	RJ0	xxxx
0830	LATJ	31:16	—	—	—	—	—	_			—	—	_	—	—	—	—	—	0000
		15:0	—		_	_	LATJ11	_	LATJ9	LATJ8		_		LATJ4	_	LATJ2	LATJ1	LATJ0	XXXX
0840	ODCJ	31:16	—		—	_	—	_	—	—	—	—	_	—	_	—	—	—	0000
		15:0	—		—	_	ODCJ11	_	ODCJ9	ODCJ8	—	—	_	ODCJ4	_	ODCJ2	ODCJ1	ODCJ0	0000
0850	CNPUJ	31:16	—	_	—	—	—	—	—	—	—	—	_	—	_	—	—	—	0000
		15:0	_	_	_	_	CNPUJ11	_	CNPUJ9	CNPUJ8	_	_	_	CNPUJ4	_	CNPUJ2	CNPUJ1	CNPUJ0	0000
0860	CNPDJ	31:16	_	_	_	_	—	_	—	—	_	_	_	—	_	—	—	—	0000
		15:0	_	_	_	_	CNPDJ11	_	CNPDJ9	CNPDJ8	_	_	_	CNPDJ4	_	CNPDJ2	CNPDJ1	CNPDJ0	0000
0070	CNICONU	31:16	—		_									_		_			0000
0870	CNCONJ	15:0	ON	_	—		EDGE DETECT	—	—	—		—	-	—	—	—	-	-	0000
0880	CNENJ	31:16	_	_	—	-	—	_	—	_	_	—	_	—	_	_	_	_	0000
0000	CINEINJ	15:0					CNENJ11		CNENJ9	CNENJ8				CNENJ4		CNENJ2	CNENJ1	CNENJ0	0000
		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	_	0000
0890	CNSTATJ	15:0	-	—	-	—	CN STATJ11	-	CN STATJ9	CN STATJ8	—	—	—	CN STATJ4	—	CN STATJ2	CN STATJ1	CN STATJ0	0000
0040		31:16	—		—		—		—	—		—		—	—	—			0000
08A0	CNNEJ	15:0	—		—		CNNEJ11		CNNEJ9	CNNEJ8		—		CNNEJ4	—	CNNEJ2	CNNEJ1	CNNEJ0	0000
08B0	CNFJ	31:16	—		—		—		—	—		—		—	_	—			0000
UOBU	CNFJ	15:0	—		—		CNFJ11	_	CNFJ9	CNFJ8		—	_	CNFJ4		CNFJ2	CNFJ1	CNFJ0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

SSS										B	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4444	IC4R	31:16	—	—	-	—	-	—	—	—	—	-	—	—	—	—	-	—	0000
1444	IC4R	15:0		_	—	_		_	_	_	_	—	—	—		IC4R	<3:0>		0000
1448	IC5R	31:16		—	—	_		—	—		—	_	_	_	_	_	_		0000
1440	10.51	15:0		—	—	—		—	—	—	_	_	—	—		IC5R	<3:0>		0000
144C	IC6R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1440	ICOIX	15:0	—	—	—	—	—	—	—	—	—	—	—	—		IC6R	<3:0>		0000
1450	IC7R	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1430	10/10	15:0	_	_	—	—	_	_	—	_	_	—	_	—		IC7R	<3:0>		0000
1454	IC8R	31:16	-	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1-0-1	10011	15:0	-	—	—	—	—	—	—	—	—	—	—	—		IC8R	<3:0>		0000
1458	IC9R	31:16	-	—	—	—	_	—	—	_	_	—	_	—	—	—	—	—	0000
		15:0	-	—		—	_	_	—	—	_			_		IC9R<3:0>			0000
1460	OCFAR	31:16	_	—		—	_	—	—	_	—	_	—	—	—	—	—	—	0000
		15:0	_	—		—		—	—		_	—	—	—		OCFA	R<3:0>		0000
1468	U1RXR	31:16	_	—	_	—	_	—	—	—	_	_		_		—	—	—	0000
		15:0	_	—	_	—	_	—	—	—	_	_		_		U1RXI	R<3:0>		0000
146C	U1CTSR	31:16	_			—	_	—	—	—	_			—	—	—	—	—	0000
		15:0	—	—	_	—	_	—	—	—	—	—	—	—		U1CTS			0000
1470	U2RXR	31:16	_	—		_	_	—	—	—	—	—	_	—	—	—	—	—	0000
		15:0	_	—	-	—	—	—	—	_	_	—	—	—		U2RXI			0000
1474	U2CTSR	31:16	_	_			_	_	_		_			_	_	—	—	—	0000
		15:0	_	_	-	_	_	_	_	_	_	_	_	_		U2CTS			0000
1478	<b>U3RXR</b>	31:16	_		-	_	_		_	_	_	—		_	—		—	—	0000
		15:0		_		_		_	_	_	_	_		_		U3RXI			0000
147C	<b>U3CTSR</b>	31:16	_	_		_	_	_	_	_	_			_	—		—	—	0000
		15:0		_		_		_	_	_	_	_	_	_		U3CTS	R<3:0>		0000
1480	U4RXR	31:16		—	_	_	_	—	_		_	_	_	_	_			_	0000
		15:0		—		_	_	—	—		_	_	_	_		U4RXI			0000
1484	U4CTSR	31:16		—		_	_	—	—		_	_	_	_		-	—	_	0000
		15:0		—	—	—	-	—	—	—	—		_	—		U4CTS	R<3:0>		0000

## TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is not available on devices without a CAN module.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	_	_	_	-	_		—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	_	-	_		—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	-	_		—
7.0	R-0, HC, HS	R-0, HC, HS	R-0, HC, HS	U-0	U-0	U-0	U-0	R-0, HC, HS
7:0	BAD1	BAD2	DMTEVENT	_		_	_	WINOPN

#### REGISTER 15-4: DMTSTAT: DEADMAN TIMER STATUS REGISTER

Legend:	HC = Hardware Cleared	HS = Hardware Set	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as	'0'
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is$	is unknown

bit 31-8	Unimplemented: Read as '0'
bit 7	BAD1: Bad STEP1<7:0> Value Detect bit
	1 = Incorrect STEP1<7:0> value was detected
	0 = Incorrect STEP1<7:0> value was not detected
bit 6	BAD2: Bad STEP2<7:0> Value Detect bit
	1 = Incorrect STEP2<7:0> value was detected
	0 = Incorrect STEP2<7:0> value was not detected
bit 5	DMTEVENT: Deadman Timer Event bit
	1 = Deadman timer event was detected (counter expired or bad STEP1<7:0> or STEP2<7:0> value was entered prior to counter increment)
	0 = Deadman timer even was not detected
bit 4-1	Unimplemented: Read as '0'
bit 0	WINOPN: Deadman Timer Clear Window bit
	1 = Deadman timer clear window is open
	0 = Deadman timer clear window is not open

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	—	—	—	_	-	—			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
23:16		MONT	H10<3:0>		MONTH01<3:0>						
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x			
15:8		DAY	10<1:0>			DAY01	<3:0>				
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x			
7:0			_	_	WDAY01<3:0>						

#### REGISTER 25-6: ALRMDATE: ALARM DATE VALUE REGISTER

# Legend:

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

٦

Figure 26-10 shows the Security Association control word structure.

The Crypto Engine fetches different structures for different flows and ensures that hardware fetches minimum words from SA required for processing. The structure is ready for hardware optimal data fetches.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
31-24			VERIFY		NO_RX	OR_EN	ICVONLY	IRFLAG						
23-16	LNC	LOADIV	FB	FLAGS	_	_		ALGO<6>						
15-8			ALGO	<5:0>			ENC	KEY SIZE<1>						
7-0	KEY SIZE<0>	ML	ILTITASK<2:	0>	CRYPTOALGO<3:0>									
bit 31-30	Reserved:	Do not use												
bit 29	1 = NIST pr	<b>ERIFY:</b> NIST Procedure Verification Setting = NIST procedures are to be used = Do not use NIST procedures												
bit 28	Reserved:	eserved: Do not use												
bit 27	1 = Only cal	IO_RX: Receive DMA Control Setting = Only calculate ICV for authentication calculations = Normal processing												
bit 26	1 = OR the	<b>DR_EN:</b> OR Register Bits Enable Setting 1 = OR the register bits with the internal value of the CSR register 0 = Normal processing												
bit 25	This affects 1 = Only thr	ncomplete Ch the SHA-1 al ee words of th ts from the H	gorithm only. ne HMAC res	It has no eff sult are availa		ES algorithm								
bit 24	This bit is se 1 = Save the	nmediate Res et when the in e immediate r save the imme	nmediate res result for has	ult for hashir	ng is request	ed.								
bit 23	1 = Load a i	New Keys Se new set of key oad new keys	ys for encryp	tion and auth	nentication									
bit 22		oad IV Setting e IV from this next IV		ociation										
bit 21	1 = Indicate	ock Setting cates that this s this is the fi s this is not th	rst block of d	ata	o feed the IV	′ value.								
bit 20	<b>FLAGS:</b> Incoming/Outgoing Flow Setting 1 = Security Association is associated with an outgoing flow 0 = Security Association is associated with an incoming flow													
	Reserved:	Do not uso												

#### FIGURE 26-10: FORMAT OF SA\_CTRL

### TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ess				Bits															
Virtual Address (BF84_#)	Register Name	By Figure 2										17/1	16/0	All Resets					
	ADCDATA13	31:16			•	•		•	•	DATA<3	1:16>	•	•	•			•		000
		15:0								DATA<	15:0>								00
B238	ADCDATA14	31:16		DATA<31:16> 0000															
		15:0		DATA<15:0> 0000															
B23C	ADCDATA15	31:16								DATA<	1:16>								00
		15:0								DATA<									00
B240	ADCDATA16	31:16								DATA<3									00
-		15:0		DATA<15:0> 0000															
B244	ADCDATA17	31:16		DATA<31:16> 0000															
		15:0								DATA<									00
B248	ADCDATA18	31:16								DATA<									00
		15:0								DATA<									00
B24C	ADCDATA19 <sup>(1)</sup>	31:16								DATA<									00
		15:0								DATA<									00
B250	ADCDATA20 <sup>(1)</sup>	31:16								DATA<									00
		15:0								DATA<									00
B254	ADCDATA21 <sup>(1)</sup>	31:16								DATA<									000
DOCO	ADCDATA22 <sup>(1)</sup>	15:0								DATA<									00
B258	ADCDATA220	31:16								DATA<									00
DOFO	A DOD ATA 00(1)	15:0								DATA<									00
B25C	ADCDATA23 <sup>(1)</sup>	31:16 15:0								DATA<: DATA<									000
Daco	ADCDATA24 <sup>(1)</sup>	31:16								DATA<									000
D200	ADCDATA24	15:0								DATA<									000
B26/	ADCDATA25 <sup>(1)</sup>	31:16								DATA<									000
D204		15:0								DATA<									000
B268	ADCDATA26 <sup>(1)</sup>	31:16								DATA<									000
DLOO	1000/11/20	15:0								DATA<									000
B26C	ADCDATA27 <sup>(1)</sup>	31:16								DATA<									000
2200		15:0								DATA<									000
B270	ADCDATA28 <sup>(1)</sup>	31:16								DATA<									000
		15:0								DATA<									000
B274	ADCDATA29 <sup>(1)</sup>	31:16								DATA<									000
		15:0		DATA<15:0> 0000															
B278	ADCDATA30 <sup>(1)</sup>	31:16								DATA<3									000
		15:0		DATA<15:0> 0000															
B27C	ADCDATA31 <sup>(1)</sup>	31:16								DATA<3									000
		15:0								DATA<									000

1: 2: 3: Note

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0						
31:24	ADCSE	L<1:0>			CONCL	KDIV<5:0>		
00.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	DIGEN7	—	_	DIGEN4	DIGEN3	DIGEN2	DIGEN1	DIGEN0
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R-0, HS, HC
15:8	V	REFSEL<2:0	>	TRGSUSP	UPDIEN	UPDRDY	SAMP <sup>(1,2,3,4)</sup>	RQCNVRT
7.0	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	GLSWTRG	GSWTRG			ADINS	SEL<5:0>		

#### REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3

Legend:	HC = Hardware Set	HS = Hardware Cleared	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-30 ADCSEL<1:0>: Analog-to-Digital Clock Source (TCLK) bits

11 = FRC 10 = REFCLK3 01 = System Clock (Tcy) 00 = PBCLK3

#### bit 29-24 CONCLKDIV<5:0>: Analog-to-Digital Control Clock (TQ) Divider bits

	111111 = 64 * TCLK = TQ
	•
	•
	000011 = 4 * TCLK = TQ
	000010 = 3 * TCLK = TQ
	000001 = 2 * TCLK = TQ
	000000 = TCLK = TQ
bit 23	DIGEN7: Shared ADC (ADC7) Digital Enable
	1 = ADC7 is digital enabled
	0 = ADC7 is digital disabled
1-1-00 OA	Halman Jamaan (ash. Daashaa (o)

# bit 22-21 **Unimplemented:** Read as '0'

#### bit 20 DIGEN4: ADC4 Digital Enable bit

- 1 = ADC4 is digital enabled
- 0 = ADC4 is digital disabled

#### bit 19 **DIGEN3:** ADC3 Digital Enable bit

- 1 = ADC3 is digital enabled
- 0 = ADC3 is digital disabled
- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.

bit

- 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
- **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
- 4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	R/W-0							
31:24	CSS31 <sup>(1)</sup>	CSS30 <sup>(1)</sup>	CSS29 <sup>(1)</sup>	CSS28 <sup>(1)</sup>	CSS27 <sup>(1)</sup>	CSS26 <sup>(1)</sup>	CSS25 <sup>(1)</sup>	CSS24 <sup>(1)</sup>
00.40	R/W-0							
23:16	CSS23 <sup>(1)</sup>	CSS22 <sup>(1)</sup>	CSS21 <sup>(1)</sup>	CSS20 <sup>(1)</sup>	CSS19 <sup>(1)</sup>	CSS18	CSS17	CSS16
45.0	R/W-0							
15:8	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
7.0	R/W-0							
7:0	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0

#### REGISTER 28-10: ADCCSS1: ADC COMMON SCAN SELECT REGISTER 1

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CSS31:CSS0: Analog Common Scan Select bits<sup>(2,3)</sup>

1 =Select ANx for input scan

0 =Skip ANx for input scan

**Note 1:** This bit is not available on 64-pin devices.

2: In addition to setting the appropriate bits in this register, Class 1 and Class 2 analog inputs must select the STRIG input as the trigger source if they are to be scanned through the CSS*x* bits. Refer to the bit descriptions in the ADCTRGx registers for selecting the STRIG option.

3: If a Class 1 or Class 2 input is included in the scan by setting the CSSx bit to '1' and by setting the TRGSRCx<4:0> bits to STRIG mode ('0b11), the user application must ensure that no other triggers are generated for that input using the RQCNVRT bit in the ADCCON3 register or the hardware input or any digital filter. Otherwise, the scan behavior is unpredictable.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	_	_	_		—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	_	_	_	_	_
15.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
15:8	STNADDR2<7:0>							
7.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
7:0				STNADDR	1<7:0>			

#### REGISTER 30-39: EMAC1SA2: ETHERNET CONTROLLER MAC STATION ADDRESS 2 REGISTER

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Reserved: Maintain as '0'; ignore read

bit 15-8 **STNADDR2<7:0>:** Station Address Octet 2 bits These bits hold the second transmitted octet of the station address.

bit 7-0 **STNADDR1<7:0>:** Station Address Octet 1 bits These bits hold the most significant (first transmitted) octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

**<sup>2:</sup>** This register is loaded at reset from the factory preprogrammed station address.

NOTES:

#### 34.2 Registers


#### Virtual Address (BFC0\_#) Bits Bit Range All Resets Register Name 16/0 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 IOL1WAY PMDL1WAY PGL1WAY FETHIO FMIIEN FUSBIDIO 31:16 \_ xxxx \_ FFC0 DEVCFG3 15:0 USERID<15:0> xxxx UPLLFSEL FPLLODIV<2:0> 31:16 \_ — \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx FFC4 DEVCFG2 15:0 FPLLIDIV<2:0> FPLLMULT<6:0> FPLLICLK FPLLRNG<2:0> \_ \_ xxxx 31:16 FDMTEN DMTCNT<4:0> FWDTWINSZ<1:0> FWDTEN WINDIS WDTSPGM WDTPS<4:0> xxxx FFC8 DEVCFG1 FCKSM<1:0> POSCMOD<1:0> 15:0 \_ OSCIOFNC IESO FSOSCEN DMTINTV<2:0> FNOSC<2:0> xxxx \_ \_ 31:16 \_ EJTAGBEN \_ \_ \_ \_ POSCBOOST POSCGAIN<1:0> SOSCBOOST SOSCGAIN<1:0> \_ \_ \_ \_ xxxx FFCC DEVCFG0 15:0 SMCLR DBGPER<2:0> \_ FSLEEP FECCCON<1:0> \_ BOOTISA TRCEN ICESEL<1:0> JTAGEN DEBUG<1:0> xxxx \_ \_ xxxx 31:16 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ FFD0 DEVCP3 15:0 \_ \_ \_ \_ \_ xxxx \_ \_ \_ \_\_\_\_ \_ \_ \_ \_ \_ \_ \_ 31:16 \_ \_ \_ \_ xxxx \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ FFD4 DEVCP2 15:0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx 31:16 xxxx \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_\_\_\_ \_ \_\_\_\_ FFD8 DEVCP 15:0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx \_ \_ CP 31:16 \_ \_ — \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx FFDC DEVCP0 15:0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx 31:16 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx FFE0 DEVSIGN 15:0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx \_ \_ \_ \_ \_ \_ xxxx 31:16 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_\_\_\_ FFE4 DEVSIGN2 15:0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ 31:16 \_ \_ \_ \_ \_ xxxx FFE8 DEVSIGN1 15:0 \_ \_ \_ \_ \_ xxxx \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx 31:16 0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ FFEC DEVSIGNO 15:0 \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ xxxx

#### TABLE 34-1: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

Legend: x = unknown value on Reset; - = Reserved, read as '1'. Reset values are shown in hexadecimal

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	/ILLIMETER	S	
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	Ν		64	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		9.00 BSC	
Exposed Pad Width	E2	7.60	7.70	7.80
Overall Length	D		9.00 BSC	
Exposed Pad Length	D2	7.60	7.70	7.80
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

# 64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	N	ILLIMETER	S	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X28)	X1			0.30
Contact Pad Length (X28)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2085B Sheet 1 of 1

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Scan Trigg	ger Source
On PIC32MX devices, there are four sources that can trigger a scan conversion in the ADC module: Auto, Timer3, INT0, and clearing the SAMP bit. SSRC<2:0> (AD1CON1<7:5>) 111 = Auto convert 110 = Reserved 101 = Reserved 100 = Reserved 011 = Reserved	On PIC32MZ EF devices, the list of sources for triggering a scan conversion has been expanded to include the comparators, Output Compare, and two additional Timers. In addition, trigger sources can be simulated by setting the RQCNVRT (ADCCON3<8>) bit. STRGSRC<4:0> (ADCCON1<20:16>) 11111 = Reserved • • • 01101 = Reserved 01100 = Comparator 2 COUT
010 = Timer3 period match 001 = Active transition on INT0 pin 000 = Clearing SAMP bit	01011 = Comparator 1 COUT 01010 = OCMP5 01001 = OCMP3 01000 = OCMP1 00111 = TMR5 match 00101 = TMR3 match 00101 = TMR1 match 00100 = INT0 00011 = Reserved 00010 = Global level software trigger (GLSWTRG) 00001 = Global software trigger (GSWTRG) 00000 = No trigger
Output	Format
On PIC32MX devices, the output format was decided for all ADC channels based on the setting of the FORM<2:0> bits.	On PIC32MZ EF devices, the FRACT bit determines whether fractional or integer format is used. Then, each input can have its own setting for input (differential or single-ended) and sign (signed or unsigned) using the DIFFx and SIGNx bits in the ADCIMODx registers.
FORM<2:0> (AD1CON1<10:8>) 011 = Signed Fractional 16-bit 010 = Fractional 16-bit 001 = Signed Integer 16-bit 000 = Integer 16-bit 111 = Signed Fractional 32-bit 110 = Fractional 32-bit	FRACT (ADCCON1<23>) 1 = Fractional 0 = Integer DIFFx (ADCIMODy) 1 = Channel x is using Differential mode 0 = Channel x is using Single-ended mode
101 = Signed Integer 32-bit 100 = Integer 32-bit	SIGNx (ADCMODy) 1 = Channel x is using Signed Data mode 0 = Channel x is using Unsigned Data mode
Inter	rupts
On PIC32MX devices, an interrupt is triggered from the ADC module when a certain number of conversions have taken place, irrespective of which channel was converted.	On PIC32MZ EF devices, the ADC module can trigger an inter- rupt for each channel when it is converted. Use the Interrupt Con- troller bits, IEC1<31:27>, IEC2<31:0>, and IEC3<7:0>, to enable/ disable them. In addition, the ADC support one global interrupt to indicate conversion on any number of channels.
SMPI<3:0> (AD1CON2<5:2>) 1111 = Interrupt for each 16th sample/convert sequence 1110 = Interrupt for each 15th sample/convert sequence	AGIENxx (ADCGIRQENx <y>) 1 = Data ready event will generate a Global ADC interrupt 0 = No global interrupt</y>
• 0001 = Interrupt for each 2nd sample/convert sequence 0000 = Interrupt for each sample/convert sequence	In addition, interrupts can be generated for filter and comparator events.

# TABLE A-3: ADC DIFFERENCES (CONTINUED)

## A.6 DMA

The DMA controller in PIC32MZ EF devices is similar to the DMA controller in PIC32MX5XX/6XX/7XX devices. New features include the extension of pattern matching to two by bytes and the addition of the optional Pattern Ignore mode. Table A-7 lists differences (indicated by **Bold** type) that will affect software migration.

#### TABLE A-7: DMA DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature				
Read/Write Status on Error					
	The RDWR bit has moved from DMASTAT<3> in PIC32MX5XX/ 6XX/7XX devices to DMASTAT<31> in PIC32MZ EF devices.				
RDWR (DMASTAT< <b>3</b> >) 1 = Last DMA bus access when an error was detected was a read 0 = Last DMA bus access when an error was detected was a write	RDWR (DMASTAT< <b>31</b> >) 1 = Last DMA bus access when an error was detected was a read 0 = Last DMA bus access when an error was detected was a write				
Source-to-Dest	ination Transfer				
On PIC32MX devices, a DMA channel performs a read of the source data and completes the transfer of this data into the destination address before it is ready to read the next data from the source.	for data transfers. A DMA channel reads the source data and				