

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K × 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP
Supplier Device Package	144-TQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024eff144t-i-ph

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### TABLE 1: **PIC32MZ EF FAMILY FEATURES**

							Remap	pable	Periph	erals						IS										
Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Pins	Timers/ Capture/ Compare <sup>(1)</sup>	UART	SPI/I <sup>2</sup> S	External Interrupts <sup>(2)</sup>	CAN 2.0B	Crypto	RNG	DMA Channels (Programmable/ Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	1 <sup>2</sup> C	АМР	EBI	sai	RTCC	Ethernet	I/O Pins	JTAG	Trace
PIC32MZ0512EFE064											0	N	Y	8/12												
PIC32MZ0512EFF064	512	128									2	Ν	Υ	8/16												1
PIC32MZ0512EFK064			64	TQFP,	160	34	9/9/9	6	4	5	2	Y	Υ	8/18	24	2	Y	4	Y	N	Y	Y	Υ	46	Y	Y
PIC32MZ1024EFE064			04	QFN	100	34	9/9/9	0	4	5	0	Ν	Υ	8/12	24	2	T	4	T		ľ			40	T	
PIC32MZ1024EFF064	1024	256									2	Ν	Υ	8/16												1
PIC32MZ1024EFK064											2	Y	Y	8/18												
PIC32MZ0512EFE100											0	Ν	Y	8/12												
PIC32MZ0512EFF100	512	128									2	Ν	Y	8/16												1
PIC32MZ0512EFK100			100	TQFP	160	51	9/9/9	6	6	5	2	Y	Y	8/18	40	2	Y	5	Y	Υ	Y	Υ	Υ	78	Y	Y
PIC32MZ1024EFE100				I GI I	100	51	3/3/3	0		5	0	Ν	Y	8/12	40	2				'	'		'	10		
PIC32MZ1024EFF100	1024	256									2	Ν	Y	8/16												
PIC32MZ1024EFK100											2	Y	Y	8/18												
PIC32MZ0512EFE124											0	Ν	Y	8/12												
PIC32MZ0512EFF124	512	128									2	Ν	Y	8/16												
PIC32MZ0512EFK124			124	VTLA	160	53	9/9/9	6	6	5	2	Y	Y	8/18	48	2	Y	5	Y	Υ	Υ	Υ	Y	97	Y	Y
PIC32MZ1024EFE124			124				5/5/5	Ū		Ŭ	0	Ν	Y	8/12	-10	2		ľ		'	'	'	'			'
PIC32MZ1024EFF124	1024	256									2	Ν	Y	8/16												
PIC32MZ1024EFK124											2	Y	Y	8/18												
PIC32MZ0512EFE144											0	Ν	Y	8/12												
PIC32MZ0512EFF144	512	128									2	Ν	Y	8/16												
PIC32MZ0512EFK144			144	LQFP,	160	53	9/9/9	6	6	5	2	Y	Y	8/18	48	2	Y	5	Y	Υ	Y	Υ	Υ	120	Y	Y
PIC32MZ1024EFE144				TQFP			31313	0			0	Ν	Y	8/12	40	-				'	'	'	'	120		'
PIC32MZ1024EFF144	1024	256									2	Ν	Y	8/16												
PIC32MZ1024EFK144											2	Y	Y	8/18												

Note 1:

Eight out of nine timers are remappable. Four out of five external interrupts are remappable. This device is available with a 252 MHz speed rating. 2: 3:

## TABLE 4-7: SYSTEM BUS REGISTER MAP

sse		a Bits																	
Virtual Addre: (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0510		31:16	—	—	—	—	—	_	_	_	_	—	_	—		-	-	—	0000
0510	SBFLAG	15:0	—	_	T13PGV	T12PGV	T11PGV	T10PGV	T9PGV	T8PGV	T7PGV	T6PGV	T5PGV	T4PGV	T3PGV	T2PGV	T1PGV	T0PGV	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP

sse											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
8020	SBT0ELOG1	31:16	MULTI	—	-	—		CODE	<3:0>		—	-	—	_	—	—	—	_	0000
0020	SBIULLOGI	15:0				INIT	TID<7:0>					REGIO	N<3:0>		—	C	MD<2:0>		0000
8024	SBT0ELOG2	31:16	_	—	-	—	-	_	-	—	—	—	—	_	—	—	—	_	0000
0024	SBIULLOGZ	15:0	_	—		—	_	—	_	—	_	_	—		—	_	GROU	P<1:0>	0000
8028	SBT0ECON	31:16	_	_	_	—	-	_	_	ERRP	_	_	_	_	—	_	—	-	0000
0020	SBIOLOON	15:0	—	—		—	_		_	_	_	_	—		—	—		_	0000
8030	SBT0ECLRS	31:16	_	—		—	_	—	_	_	_	_	_		—	—			0000
0000	SBIULCERG	15:0	—	—		—	_		_	_	_	_	—		—	—		CLEAR	0000
8038	SBT0ECLRM	31:16	_	—		—	_		_	_	_	_	—		—	_		_	0000
0000	OBTOLCER	15:0	—	—	_	—	—	—	—	_	—	—	—	—	—	—	—	CLEAR	0000
8040	SBT0REG0	31:16								BA	SE<21:6>								xxxx
0040	OBTOREGO	15:0			BA	\SE<5:0>			PRI	—			SIZE<4:0:	>		—	—	_	xxxx
8050	SBT0RD0	31:16	_	—	-	—	-	—	_	—	_	—	—	—	—	—	—	_	xxxx
0000	CETOREO	15:0		—	-	—	-	—	-	_	—	_	—	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8058	SBT0WR0	31:16	_	—	-	—	-	—	_	—	_	—	—	—	—	—	—	_	xxxx
0000	<b>OBIONIN</b>	15:0	_	_	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8060	SBT0REG1	31:16								BA	SE<21:6>								xxxx
0000		15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0:	>	-	—	—	_	xxxx
8070	SBT0RD1	31:16	_	—	_	—	—	—	_	_	_	_			—	—	—	_	xxxx
00.0	5010101	15:0	_	—	_	—	—	—	_	_	_	_			GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8078	SBT0WR1	31:16		—	_	—	_	_	_	_	_	_	_	_	_	_		—	xxxx
00.0	50101111	15:0	_	—	—	—	—	—			—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	—	—	_	_	-	_	—	_				
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
15:8	—	_	_	_	-	_	_					
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0				
7:0				_			GROU	<sup>D</sup> <1:0>				

#### **REGISTER 4-4:** SBTxELOG2: SYSTEM BUS TARGET 'x' ERROR LOG REGISTER 2 ('x' = 0-13)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

#### bit 31-3 Unimplemented: Read as '0'

- bit 1-0 GROUP<1:0>: Requested Permissions Group bits
  - 11 = Group 3
  - 10 = Group 2
  - 01 = Group 1
  - 00 = Group 0

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

#### REGISTER 4-5: SBTxECON: SYSTEM BUS TARGET 'x' ERROR CONTROL REGISTER ('x' = 0-13)

		x = 0 = 13						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
31:24	—	—	_	_	-		_	ERRP
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	_	_	_	_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	-		_	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	—							—

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

bit 31-25 Unimplemented: Read as '0'

bit 24 ERRP: Error Control bit

1 = Report protection group violation errors

0 = Do not report protection group violation errors

bit 23-0 Unimplemented: Read as '0'

Note: Refer to Table 4-6 for the list of available targets and their descriptions.



bit 12-10 IP1<2:0>: Interrupt Priority bits

bit 12-10	IP1<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 9-8	IS1<1:0>: Interrupt Subpriority bits
DII 3-0	
	11 = Interrupt subpriority is 3 10 = Interrupt subpriority is 2
	01 = Interrupt subpriority is 1
	00 = Interrupt subpriority is 0
bit 7-5	Unimplemented: Read as '0'
bit 4-2	IPO<2:0>: Interrupt Priority bits
DIL 4-2	
	111 = Interrupt priority is 7
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 1-0	IS0<1:0>: Interrupt Subpriority bits
	11 = Interrupt subpriority is 3
	10 = Interrupt subpriority is 2
	01 = Interrupt subpriority is 1
	00 = Interrupt subpriority is 0
Nut	
Note:	This register represents a generic definition of the IPCx register. Refer to Table 7-2 for the exact bit
	definitions.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—				_			—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	_	_	_	_	_	_	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHSSIZ	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHSSIZ	<7:0>			

#### REGISTER 10-12: DCHxSSIZ: DMA CHANNEL x SOURCE SIZE REGISTER

# Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSSIZ<15:0>: Channel Source Size bits

1111111111111111 = 65,535 byte source size

#### **REGISTER 10-13: DCHxDSIZ: DMA CHANNEL x DESTINATION SIZE REGISTER**

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	_	_	_	_	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—		—	—	_	—		—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHDSIZ	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHDSIZ	<7:0>			

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 **CHDSIZ<15:0>:** Channel Destination Size bits

111111111111111 = 65,535 byte destination size  $\ensuremath{\cdot}$ 

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	—	_	_		—			—	
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		_	_	—	—	_	_	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	CHCSIZ<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	CHCSIZ<7:0>								

#### REGISTER 10-16: DCHxCSIZ: DMA CHANNEL x CELL-SIZE REGISTER

# Legend:

Legenu.						
= Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHCSIZ<15:0>: Channel Cell-Size bits

111111111111111 = 65,535 bytes transferred on an event

#### REGISTER 10-17: DCHxCPTR: DMA CHANNEL x CELL POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	—	_	_	_	_	—	—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	—			_	—	—	—	
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	CHCPTR<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
7:0	CHCPTR<7:0>								

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

Note: When in Pattern Detect mode, this register is reset on a pattern detect.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—						
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—		—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—						
7:0	R/W-0, HS	R/W-0, HS	R/W-0, HS					
7.0	DMA8IF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF

#### REGISTER 11-20: USBDMAINT: USB DMA INTERRUPT REGISTER

#### Legend:

3				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **DMAxIF:** DMA Channel 'x' Interrupt bit

1 = The DMA channel has an interrupt event

0 = No interrupt event

All bits are cleared on a read of the register.

# 17.0 INPUT CAPTURE

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS60001122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin.

Capture events are caused by the following:

• Capture timer value on every edge (rising and falling), specified edge first


- Prescaler capture event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of six 16-bit timers for the time base, or two of six 16-bit timers together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values; Interrupt optionally generated after 1, 2, 3, or 4 buffer locations are filled
- Input capture can also be used to provide additional sources of external interrupts

# FIGURE 17-1: INPUT CAPTURE BLOCK DIAGRAM



	R	EGISTER							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0	
31:24		_	—		RXSTATE<3:0>				
22:46	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x	
23:16			—		RXBUFCNT<4:0>				
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
15:8		_	—	_	—	_	—	—	
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x	
7:0	RXCURBUFLEN<7:0>								

#### REGISTER 20-20: SQI1BDRXDSTAT: SQI BUFFER DESCRIPTOR DMA RECEIVE STATUS REGISTER

## Legend:

Logonal					
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-29 Unimplemented: Read as '0'

- bit 28-25 **RXSTATE<3:0>:** Current DMA Receive State Status bits These bits provide information on the current DMA receive states.
- bit 24-21 Unimplemented: Read as '0'
- bit 20-16 **RXBUFCNT<4:0>:** DMA Buffer Byte Count Status bits These bits provide information on the internal FIFO space.
- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXCURBUFLEN<7:0>:** Current DMA Receive Buffer Length Status bits These bits provide the length of the current DMA receive buffer.

#### REGISTER 20-21: SQI1THR: SQI THRESHOLD CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16					-			—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	_	_	_	_	_	—
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0						THRES<4:0>		

Leaend	:
Logona	•

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 THRES<4:0>: SQI Control Threshold Value bits

The SQI control threshold interrupt is asserted when the amount of space indicated by THRES<4:0> is available in the SQI control buffer.

REGIST	TER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)
bit 7-6	CSF<1:0>: Chip Select Function bits <sup>(1)</sup>
	11 = Reserved
	10 = PMCS1 and PMCS2 function as Chip Select
	01 = PMCS2 functions as Chip Select and PMCS1 functions as address bit 14 00 = PMCS1 and PMCS2 function as address bit 14 and address bit 15
64 C	
bit 5	ALP: Address Latch Polarity bit <sup>(1)</sup>
	<ol> <li>Active-high (PMALL and PMALH)</li> <li>Active-low (PMALL and PMALH)</li> </ol>
bit 4	<b>CS2P:</b> Chip Select 2 Polarity bit <sup>(1)</sup>
	1 = Active-high (PMCS2)
	$0 = \text{Active-low}(\overline{\text{PMCS2}})$
bit 3	CS1P: Chip Select 1 Polarity bit <sup>(1)</sup>
	1 = Active-high (PMCS1)
	$0 = \text{Active-low}(\overline{PMCS1})$
bit 2	Unimplemented: Read as '0'
bit 1	WRSP: Write Strobe Polarity bit
	For Slave Modes and Master mode 2 (MODE<1:0> = 00,01,10):
	1 = Write strobe active-high (PMWR)
	0 = Write strobe active-low (PMWR)
	For Master mode 1 (MODE<1:0> = 11):
	1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	
DILU	<b>RDSP:</b> Read Strobe Polarity bit For Slave modes and Master mode 2 (MODE<1:0> = 00,01,10):
	1 = Read Strobe active-high (PMRD)
	$0 = \text{Read Strobe active-ling}(\underline{(\text{MRD})})$
	For Master mode 1 (MODE<1:0> = 11):
	1 = Read/write strobe active-high (PMRD/PMWR)
	0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24	—	—	—	_	—	-	-	—			
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	—	—	—	_	—	—	_	—			
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	RCS2 <sup>(1)</sup>	RCS1 <sup>(3)</sup>	RADDR<13:8>								
	RADDR15 <sup>(2)</sup>	RADDR14 <sup>(4)</sup>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	RADDR<7:0>										

## REGISTER 23-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# bit 31-16 **Unimplemented:** Read as '0'

RCS2: Chip Select 2 bit <sup>(1)</sup>
1 = Chip Select 2 is active
0 = Chip Select 2 is inactive (RADDR15 function is selected)
RADDR<15>: Target Address bit 15 <sup>(2)</sup>
RCS1: Chip Select 1 bit <sup>(3)</sup>
<ul><li>1 = Chip Select 1 is active</li><li>0 = Chip Select 1 is inactive (RADDR14 function is selected)</li></ul>

- bit 14 RADDR<14>: Target Address bit 14<sup>(4)</sup>
- bit 13-0 RADDR<13:0>: Address bits
- Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.
  - **2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.
  - **3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.
  - **4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31:24		HR10-	<3:0>			HR01	<3:0>			
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
23:16		MIN10	<3:0>		MIN01<3:0>					
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
15:8		SEC10	<3:0>		SEC01<3:0>					
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
7:0	—	—	—	—	—	_	—	—		
	•									
Legend:										
R = Read	lable bit		W = Writable	e bit	U = Unimple	emented bit, re	ead as '0'			

'0' = Bit is cleared

x = Bit is unknown

#### REGISTER 25-5: ALRMTIME: ALARM TIME VALUE REGISTER

bit 31-28 HR10<3:0>: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2
bit 27-24 HR01<3:0>: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9
bit 23-20 MIN10<3:0>: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5
bit 19-16 MIN01<3:0>: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9
bit 15-12 SEC10<3:0>: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5
bit 11-8 SEC01<3:0>: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9
bit 7-0 Unimplemented: Read as '0'

'1' = Bit is set

-n = Value at POR

# TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ess										Bit	s								
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Decete
	ADCCMPCON4	31:16		—	—	—	—	_	_	—	-	-	-	—	—	—			00
		15:0		—	—			AINID<4:0>	•		ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	00
30B0	ADCCMPCON5	31:16		_	_	_	—	—	—	_				—	_	—		_	00
		15:0		—	—			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	00
30B4	ADCCMPCON6	31:16	_	_	_	_	—		_	_	_	_	_	_	_	_	_	_	00
		15:0		—	—			AINID<4:0>	•		ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	00
30B8	ADCFSTAT	31:16	FEN	—	—	ADC4EN	ADC3EN	ADC2EN	ADC1EN	ADC0EN	FIEN	FRDY	FWROVERR	—	—	—		_	00
		15:0				FCN	T<7:0>				FSIGN	_	_	_	_		ADCID<2:0>		00
80BC	ADCFIFO	31:16								DATA<	31:16>								00
		15:0								DATA<	15:0>								00
80C0	ADCBASE	31:16	—	—	—	—	—	—	-	—	—	_	_	—	—	_	—	—	00
		15:0								ADCBAS	E<15:0>								00
0D0	ADCTRGSNS	31:16	—			_	—	—	_	—	—	—	—	—	—		—	_	0
		15:0	—	—	—	—	LVL11	LVL10	LVL9	LVL8	LVL7	LVL6	LVL5	LVL4	LVL3	LVL2	LVL1	LVL0	0
0D4	ADC0TIME	31:16	—	—	—		ADCEIS<2:0:	>	SELRE	S<1:0>	_			A	DCDIV<6:0>				0
		15:0	—	—	—	—	—	—	SAMC<9:0>						0				
0D8	ADC1TIME	31:16	—	—	—		ADCEIS<2:0:	>	SELRES<1:0> — ADCDIV<6:0>						0				
		15:0	—	—	—	—	—	—	SAMC<9:0>					0					
0DC	ADC2TIME	31:16		-	-		ADCEIS<2:0>	>	SELRE	S<1:0>				A	DCDIV<6:0>				0
		15:0		_	_	_	_	—					SAMC<	<9:0>					0
80E0	ADC3TIME	31:16		_	_		ADCEIS<2:0>	>	SELRE	S<1:0>				A	DCDIV<6:0>				0
		15:0		_	_	_	—	—					SAMC<	<9:0>					00
80E4	ADC4TIME	31:16	-	_	_		ADCEIS<2:0>	<b>&gt;</b>	SELRE	S<1:0>	_			A	DCDIV<6:0>				0
		15:0					—	—		-			SAMC<			-			00
30F0	ADCEIEN1	31:16	EIEN31 <sup>(1)</sup>	EIEN30 <sup>(1)</sup>	EIEN29 <sup>(1)</sup>	EIEN28 <sup>(1)</sup>	EIEN27 <sup>(1)</sup>	EIEN26 <sup>(1)</sup>	EIEN25 <sup>(1)</sup>	EIEN24 <sup>(1)</sup>	EIEN23 <sup>(1)</sup>	EIEN22 <sup>(1)</sup>	EIEN21 <sup>(1)</sup>	EIEN20 <sup>(1)</sup>	EIEN19 <sup>(1)</sup>	EIEN18	EIEN17	EIEN16	0
		15:0	EIEN15	EIEN14	EIEN13	EIEN12	EIEN11	EIEN10	EIEN9	EIEN8	EIEN7	EIEN6	EIEN5	EIEN4	EIEN3	EIEN2	EIEN1	EIEN0	00
30F4	ADCEIEN2	31:16					—	—	_		_	_	_		_		_	_	00
		15:0	—	_	_	EIEN44	EIEN43	EIEN42 <sup>(2)</sup>	EIEN41 <sup>(2)</sup>	EIEN40 <sup>(2)</sup>	EIEN39 <sup>(2)</sup>	EIEN38 <sup>(2)</sup>	EIEN37 <sup>(2)</sup>	EIEN36 <sup>(2)</sup>	EIEN35 <sup>(2)</sup>	EIEN34 <sup>(1)</sup>	EIEN33 <sup>(1)</sup>	EIEN32 <sup>(1)</sup>	00
30F8	ADCEISTAT1	31:16	EIRDY31 <sup>(1)</sup>	EIRDY30 <sup>(1)</sup>	EIRDY29 <sup>(1)</sup>	EIRDY28 <sup>(1)</sup>	EIRDY27 <sup>(1)</sup>	EIRDY26 <sup>(1)</sup>	EIRDY25 <sup>(1)</sup>	EIRDY24 <sup>(1)</sup>	EIRDY23 <sup>(1)</sup>	EIRDY22 <sup>(1)</sup>	EIRDY21 <sup>(1)</sup>	EIRDY20 <sup>(1)</sup>	EIRDY19 <sup>(1)</sup>	EIRDY18	EIRDY17	EIRDY16	00
		15:0	EIRDY15	EIRDY14	EIRDY13	EIRDY12	EIRDY11	EIRDY10	EIRDY9	EIRDY8	EIRDY7	EIRDY6	EIRDY5	EIRDY4	EIRDY3	EIRDY2	EIRDY1	EIRDY0	00
B0FC	ADCEISTAT2	31:16	_	_	_		—	—	—	_	_	_	_	_	—	_	_	—	00
		15:0	_	_	_	EIRDY44	EIRDY43	EIRDY42 <sup>(2)</sup>	EIRDY41 <sup>(2)</sup>	EIRDY40(2)	EIRDY39 <sup>(2)</sup>	EIRDY38 <sup>(2)</sup>	EIRDY37 <sup>(2)</sup>	EIRDY36 <sup>(2)</sup>	EIRDY35 <sup>(2)</sup>	EIRDY34 <sup>(1)</sup>	EIRDY33 <sup>(1)</sup>	EIRDY32 <sup>(1)</sup>	<b>I)</b> <sub>01</sub>
100	ADCANCON	31:16						WKUPCL	KCNT<3:0>	-	WKIEN7	_	_	WKIEN4	WKIEN3	WKIEN2	WKIEN1	WKIEN0	00
		15:0	WKRDY7	_	—	WKRDY4	WKRDY3	WKRDY2	WKRDY1	WKRDY0	ANEN7	_	_	ANEN4	ANEN3	ANEN2	ANEN1	ANEN0	00
3180	ADC0CFG <sup>(3)</sup>	31:16								ADCCFG									00
		15:0								ADCCFC	G<15:0>								0
3184	ADC1CFG <sup>(3)</sup>	31:16								ADCCFG									0
		15:0	ADCCFG<15:0> 0								00								

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

## REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)

- bit 18 **DIGEN2:** ADC2 Digital Enable bit 1 = ADC2 is digital enabled
  - 0 = ADC2 is digital disabled
- bit 17 DIGEN1: ADC1 Digital Enable bit
  - 1 = ADC1 is digital enabled
  - 0 = ADC1 is digital disabled
- bit 16 **DIGEN0:** ADC0 Digital Enable bit 1 = ADC0 is digital enabled 0 = ADC0 is digital disabled
- bit 15-13 VREFSEL<2:0>: Voltage Reference (VREF) Input Selection bits

VREFSEL<2:0>	ADREF+	ADREF-		
1xx	Reserved; do not	use		
011	External VREFH	External VREFL		
010	AVdd	External VREFL		
001	External VREFH	AVss		
000	AVdd	AVss		

bit 12 TRGSUSP: Trigger Suspend bit

1 = Triggers are blocked from starting a new analog-to-digital conversion, but the ADC module is not disabled 0 = Triggers are not blocked

- bit 11 UPDIEN: Update Ready Interrupt Enable bit
  - $\ensuremath{\mathtt{1}}$  = Interrupt will be generated when the UPDRDY bit is set by hardware
  - 0 = No interrupt is generated
- bit 10 UPDRDY: ADC Update Ready Status bit
  - 1 = ADC SFRs can be updated
  - 0 = ADC SFRs cannot be updated

**Note:** This bit is only active while the TRGSUSP bit is set and there are no more running conversions of any ADC modules.

- bit 9 SAMP: Class 2 and Class 3 Analog Input Sampling Enable bit<sup>(1,2,3,4)</sup>
  - 1 = The ADC S&H amplifier is sampling
  - 0 = The ADC S&H amplifier is holding
- bit 8 **RQCNVRT:** Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input through software.

- 1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
- 0 =Do not trigger the conversion

**Note:** This bit is automatically cleared in the next ADC clock cycle.

- bit 7 GLSWTRG: Global Level Software Trigger bit
  - 1 = Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
  - 0 = Do not trigger an analog-to-digital conversion
- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
  - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
  - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
  - 4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

#### **REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)**

- bit 7 **AUTOFC:** Automatic Flow Control bit
  - 1 = Automatic Flow Control enabled
    - 0 = Automatic Flow Control disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 6-5 Unimplemented: Read as '0'

#### bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 \* PTV<15:0>/2 TX clock cycles until the bit is cleared.

**Note:** For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

**Note 1:** It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

# 33.3.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32MZ EF devices include two features to prevent alterations to enabled or disabled peripherals:

- Control register lock sequence
- Configuration bit select lock

#### 33.3.1.1 Control Register Lock


Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 42.** "**Oscillators with Enhanced PLL**" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.


#### 33.3.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.











AC CHA	RACTERIS	STICS		Standard Op (unless other Operating te	rwise sta	t <b>ed)</b> e -40°(	ns: 2.1V to 3.6V C $\leq$ TA $\leq$ +85°C for Industrial C $\leq$ TA $\leq$ +125°C for Extended
Param. No.	Symbol	Characte	eristics	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	-	μs	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	1.3	—	μs	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	—	μs	_
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μs	PBCLK must operate at a minimum of 800 kHz
			400 kHz mode	0.6	—	μs	PBCLK must operate at a minimum of 3.2 MHz
			1 MHz mode (Note 1)	0.5	—	μs	—




AC CHA	RACTERISTICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Characteristic	Min.	Typical	Max.	Units	Conditions		
MIIM Tin	ning Requirements							
ET1	MDC Duty Cycle	40	—	60	%	—		
ET2	MDC Period	400	—	_	ns	—		
ET3	MDIO Output Setup and Hold	10	—	10	ns	See Figure 37-24		
ET4	MDIO Input Setup and Hold	0	—	300	ns	See Figure 37-25		
MII Timi	ng Requirements							
ET5	TX Clock Frequency		25	_	MHz	—		
ET6	TX Clock Duty Cycle	35	—	65	%	—		
ET7	ETXDx, ETEN, ETXERR Output Delay	0	_	25	ns	See Figure 37-26		
ET8	RX Clock Frequency		25	_	MHz	—		
ET9	RX Clock Duty Cycle	35	—	65	%	—		
ET10	ERXDx, ERXDV, ERXERR Setup and Hold	10	_	30	ns	See Figure 37-27		
<b>RMII</b> Tin	ning Requirements							
ET11	Reference Clock Frequency	—	50	_	MHz	—		
ET12	Reference Clock Duty Cycle	35	—	65	%	—		
ET13	ETXDx, ETEN, Setup and Hold	2	—	4	ns	—		
ET14	ERXDx, ERXDV, ERXERR Setup and Hold	2		4	ns	—		


## TABLE 37-46: ETHERNET MODULE SPECIFICATIONS

## FIGURE 37-24: MDIO SOURCED BY THE PIC32 DEVICE



## FIGURE 37-25: MDIO SOURCED BY THE PHY





#### FIGURE 37-30: EJTAG TIMING CHARACTERISTICS

## TABLE 37-49: EJTAG TIMING REQUIREMENTS

АС СНА	RACTERISTI	CS	Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Description <sup>(1)</sup>	Min.	Max.	Units	Conditions			
EJ1	Ттсксус	TCK Cycle Time	25	—	ns	—			
EJ2	Ттскнідн	TCK High Time	10	_	ns	—			
EJ3	TTCKLOW	TCK Low Time	10	_	ns	—			
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_			
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	—	ns	_			
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK	—	5	ns	_			
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	—	5	ns	_			
EJ8	TTRSTLOW	TRST Low Time	25		ns	—			
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output		—	ns	_			

**Note 1:** These parameters are characterized, but not tested in manufacturing.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0765-2