

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg064t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

• Microchip's Worldwide Web site; http://www.microchip.com

· Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

# 5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MZ EF devices contain an internal Flash program memory for executing user code, which includes the following features:

- Two Flash banks for live update support
- Dual boot support
- Write protection for program and boot Flash
- ECC support

There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 52. "Flash Program Memory with Support for Live Update"** (DS60001193) in the *"PIC32 Family Reference Manual"*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the *"PIC32 Flash Programming Specification"* (DS60001145), which is available for download from the Microchip web site (www.microchip.com).

Note: In PIC32MZ EF devices, the Flash page size is 16 KB (4K IW) and the row size is 2 KB (512 IW).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	U-0	U-0
31:24	_	—	_	—	BCFGERR	BCFGFAIL	—	—
23:16	U-0	U-0						
23.10	_	—	_	—	—	—	_	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0, HS	U-0
15.0	_	—	_	—	—	—	CMR	—
7.0	R/W-0, HS	R/W-1, HS	R/W-1, HS					
7:0	EXTR	SWR	DMTO	WDTO	SLEEP	IDLE	BOR <sup>(1)</sup>	POR <sup>(1)</sup>

# REGISTER 6-1: RCON: RESET CONTROL REGISTER

Legend:	HS = Hardware Set	HC = Hardware Cleare	d
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28	Unimplemented: Read as '	0
-----------	--------------------------	---

	<b>BCFGERR:</b> Primary Configuration Registers Error Flag bit 1 = An error occurred during a read of the primary configuration registers
	0 = No error occurred during a read of the primary configuration registers
bit 26	BCFGFAIL: Primary/Secondary Configuration Registers Error Flag bit

1 = An error	occurred	during a	read of	of the p	primary	and	alternate	configuration	registers
0 = No error	occurred	during a	read	of the	primary	and	alternate	configuration	registers

bit 25-10 **Unimplemented:** Read as '0'

bit 9	<b>CMR:</b> Configuration Mismatch Reset Flag bit 1 = A Configuration Mismatch Reset has occurred 0 = A Configuration Mismatch Reset has not occurred
bit 8	Unimplemented: Read as '0'
bit 7	<b>EXTR:</b> External Reset (MCLR) Pin Flag bit 1 = Master Clear (pin) Reset has occurred

- 0 = Master Clear (pin) Reset has not occurred
- bit 6 SWR: Software Reset Flag bit
  - 1 = Software Reset was executed
  - 0 = Software Reset was not executed
- bit 5 DMTO: Deadman Timer Time-out Flag bit
  - 1 = A DMT time-out has occurred
  - 0 = A DMT time-out has not occurred
- bit 4 WDTO: Watchdog Timer Time-out Flag bit
- 1 = WDT Time-out has occurred
- 0 = WDT Time-out has not occurred
- bit 3 **SLEEP:** Wake From Sleep Flag bit 1 = Device was in Sleep mode
- 0 = Device was not in Sleep mode
- bit 2 **IDLE:** Wake From Idle Flag bit 1 = Device was in Idle mode 0 = Device was not in Idle mode
- bit 1 **BOR:** Brown-out Reset Flag bit<sup>(1)</sup> 1 = Brown-out Reset has occurred 0 = Brown-out Reset has not occurred
- bit 0 **POR:** Power-on Reset Flag bit<sup>(1)</sup>
  - 1 = Power-on Reset has occurred
  - 0 = Power-on Reset has not occurred

**Note 1:** User software must clear this bit to view the next detection.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31.24	NMIKEY<7:0>											
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10		—	—	—	—		—	—				
15.0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0				
15:8		—	—	MVEC	—		TPC<2:0>					
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0		_		INT4EP	INT3EP	INT2EP	INT1EP	INT0EP				

#### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 **NMIKEY<7:0>:** Non-Maskable Interrupt Key bits When the correct key (0x4E) is written, a software NMI will be generated. The status is indicated by the GNMI bit (RNMICON<19>).

#### bit 23-13 Unimplemented: Read as '0'

- bit 12 MVEC: Multi Vector Configuration bit
  - 1 = Interrupt controller configured for multi vectored mode
  - 0 = Interrupt controller configured for single vectored mode

#### bit 11 Unimplemented: Read as '0'


- bit 10-8 **TPC<2:0>:** Interrupt Proximity Timer Control bits
  - 111 = Interrupts of group priority 7 or lower start the Interrupt Proximity timer
  - 110 = Interrupts of group priority 6 or lower start the Interrupt Proximity timer
  - 101 = Interrupts of group priority 5 or lower start the Interrupt Proximity timer
  - 100 = Interrupts of group priority 4 or lower start the Interrupt Proximity timer
  - 011 = Interrupts of group priority 3 or lower start the Interrupt Proximity timer
  - 010 = Interrupts of group priority 2 or lower start the Interrupt Proximity timer
  - 001 = Interrupts of group priority 1 start the Interrupt Proximity timer
  - 000 = Disables Interrupt Proximity timer

# bit 7-5 Unimplemented: Read as '0'

- bit 4 INT4EP: External Interrupt 4 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 3 INT3EP: External Interrupt 3 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 2 **INT2EP:** External Interrupt 2 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 1 INT1EP: External Interrupt 1 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge
- bit 0 INTOEP: External Interrupt 0 Edge Polarity Control bit
  - 1 = Rising edge
  - 0 = Falling edge

NOTES:





									n		Bits		•	•				
(BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
28	USB E2CSR2	31:16 15:0		•		•	•		Inde	exed by the s	ame bits in U	SBIE2CSR2	·	·			•	
2C	USB E2CSR3	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE2CSR3						
30	USB E3CSR0	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE3CSR0						
34	USB E3CSR1	31:16 15:0		Indexed by the same bits in USBIE3CSR1														
8	USB E3CSR2	31:16 15:0		Indexed by the same bits in USBIE3CSR2 0000 0000 0000 0000 0000														
С	USB E3CSR3	31:16 15:0																
)	USB E4CSR0	31:16 15:0		Indexed by the same bits in USBIE4CSR0														
4	USB E4CSR1	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE4CSR1						
3	USB E4CSR2	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE4CSR2						
2	USB E4CSR3	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE4CSR3						
)	USB E5CSR0	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE5CSR0						
4	USB E5CSR1	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE5CSR1						
в	USB E5CSR2	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE5CSR2						
С	USB E5CSR3	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE5CSR3						
0	USB E6CSR0	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE6CSR0						
4	USB E6CSR1	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE6CSR1						
3	USB E6CSR2	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE6CSR2						
С	USB E6CSR3	31:16 15:0							Inde	exed by the s	ame bits in U	SBIE6CSR3						

1: 2: 3: 4:

Device mode.
 Host mode.
 Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
 Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

# REGISTER 11-30: USBCRCON: USB CLOCK/RESET CONTROL REGISTER (CONTINUED)

- bit 3 SENDMONEN: Session End VBUS Monitoring for OTG Enable bit
  - 1 = Enable monitoring for VBUS in Session End range (between 0.2V and 0.8V)
  - 0 = Disable monitoring for VBUS in Session End range
- bit 2 USB General Interrupt Enable bit
  - 1 = Enables general interrupt from USB module
  - 0 = Disables general interrupt from USB module
- bit 1 USBRIE: USB Resume Interrupt Enable bit
  - 1 = Enable remote resume from suspend Interrupt
  - 0 = Disable interrupt to a Remote Devices USB resume signaling

#### bit 0 USBWKUPEN: USB Activity Detection Interrupt Enable bit

- 1 = Enable interrupt for detection of activity on USB bus in Sleep mode
- 0 = Disable interrupt for detection of activity on USB bus in Sleep mode

# TABLE 12-6: PORTC REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

ess				Bits															
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	ANSELC	31:16	—	—	—	_	—	_	_	_	_	_	—	_	—	—	—	—	0000
0200	ANGLEO	15:0	_	_		_	_			_	—	—		ANSC4	ANSC3	ANSC2	ANSC1		001E
0210	TRISC	31:16	_				_		_	_	—	—		—	_	—	_	_	0000
0210	TRIBO	15:0	TRISC15	TRISC14	TRISC13	TRISC12	—			_	—	—		TRISC4	TRISC3	TRISC2	TRISC1		F01E
0220	PORTC	31:16	—	_	—		_		_	_	—	—		_	_		—	_	0000
0220	TOKIC	15:0	RC15	RC14	RC13	RC12	—	_	_	_	—	—	—	RC4	RC3	RC2	RC1	-	xxxx
0230	LATC	31:16	_	_	_	-	—	_	_	_	—	—	—	—	—	—	—	-	0000
0230	LAIO	15:0	LATC15	LATC14	LATC13	LATC12	—	_	_	_	—	—	—	LATC4	LATC3	LATC2	LATC1	-	xxxx
0240	ODCC	31:16	_	_	_	-	—	_	_	_	—	—	—	—	—	—	—	-	0000
0240	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	—	_	_	_	—	—	—	ODCC4	ODCC3	ODCC2	ODCC1	-	0000
0250	CNPUC	31:16	_	_	_	-	—	_	_	_	—	—	—	—	—	—	—	-	0000
0230	CINFUC	15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	-					_	_	CNPUC4	CNPUC3	CNPUC2	CNPUC1		0000
0260	CNPDC	31:16	_	_	_	-	—	_	_	_	—	—	—	—	—	—	—	-	0000
0200		15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	—	_	_	_	—	—	—	CNPDC4	CNPDC3	CNPDC2	CNPDC1	-	0000
	1	31:16	_	_		_				_	—	—		—	_		—		0000
0270	CNCONC	15:0	ON	—	—	—	EDGE DETECT	—	—	—	—	—	—	—	—	—	—	—	0000
0280	CNENC	31:16	_	—		—	—	—	—	—		_	—	_	—	—	—	—	0000
0200	CNENC	15:0	CNENC15	CNENC14	CNENC13	CNENC12								CNENC4	CNENC3	CNENC2	CNENC1	_	0000
0200	CNSTATC	31:16	_	—	—	—	—	—	—	—		_	—	_	—	—	—	—	0000
0290	CINSTATC	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	_	_	_	_		_	—	CNSTATC4	CNSTATC3	CNSTATC2	CNSTATC1	_	0000
02A0	CNNEC	31:16	_	—			-					_	_	_	_	_			0000
02A0	CININEC	15:0	CNNEC15	CNNEC14	CNNEC13	CNNEC12	—				_	—	—	CNNEC4	CNNEC3	CNNEC2	CNNEC1		0000
02B0	CNFC	31:16	_	-	—		-				_	_	—	_	-	-	-		0000
0200	CINEC	15:0	CNFC15	CNFC14	CNFC13	CNFC12	_		_		_	_	—	CNFC4	CNFC3	CNFC2	CNFC1		0000

x = Unknown value on Reset; --- = Unimplemented, read as '0'; Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04-04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	—	_	—	—	_	—	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	_	—	—	—	—	—					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8	BDPPLCON<15:8>												
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0		BDPPLCON<7:0>											

# REGISTER 26-8: CEPOLLCON: CRYPTO ENGINE POLL CONTROL REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 BDPPLCON<15:0>: Buffer Descriptor Processor Poll Control bits

These bits determine the number of SYSCLK cycles that the Crypto DMA would wait before refetching the descriptor control word if the Buffer Descriptor fetched was disabled.

# TABLE 28-1: ADC REGISTER MAP (CONTINUED)

Bits									Bit	s								s	
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ADCDATA32 <sup>(1)</sup>	31:16	DATA<31:16>									0000							
		15:0								DATA<	15:0>								0000
B284	ADCDATA33 <sup>(1)</sup>	31:16								DATA<	1:16>								0000
		15:0								DATA<	15:0>								0000
B288	ADCDATA34 <sup>(1)</sup>	DATA34 <sup>(1)</sup> 31:16 DATA<31:16>								0000									
		15:0								DATA<	15:0>								0000
B28C	ADCDATA35 <sup>(2)</sup>	31:16								DATA<									0000
		15:0								DATA<									0000
B290	ADCDATA36 <sup>(2)</sup>	31:16								DATA<									0000
	15:0 DATA<15:0>							0000											
B294	ADCDATA37 <sup>(2)</sup>	31:16								DATA<									0000
	(2)	15:0								DATA<									0000
B298	ADCDATA38 <sup>(2)</sup>	31:16								DATA<									0000
	(2)	15:0								DATA<									0000
B29C	ADCDATA39 <sup>(2)</sup>									DATA<									0000
		15:0								DATA<									0000
B2A0	ADCDATA40 <sup>(2)</sup>	31:16								DATA<									0000
DO A A	ADCDATA41(2)	15:0								DATA<									0000
BZA4	ADCDATA41-	31:16									0000								
DOAD	ADCDATA42 <sup>(2)</sup>	15:0																	0000
DZA0	ADCDATA42	2) 31:16 DATA<31:16> 15:0 DATA<15:0>								0000									
BOAC	ADCDATA43	31:16								DATA<									0000
DZAC	-DCDA1A43	15:0								DATA<									0000
B2B0	ADCDATA44	31:16								DATA<									0000
0200		15:0								DATA<									0000

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

Note

REGISTER	R 28-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1 (CONTINUED)
bit 20	SIGN10: AN10 Signed Data Mode bit
	1 = AN10 is using Signed Data mode
	0 = AN10 is using Unsigned Data mode
bit 19	DIFF9: AN9 Mode bit
2.1.10	1 = AN9 is using Differential mode
	0 = AN9 is using Single-ended mode
bit 18	SIGN9: AN9 Signed Data Mode bit
DIL TO	1 = AN9 is using Signed Data mode
	0 = AN9 is using Unsigned Data mode
bit 17	DIFF8: AN 8 Mode bit
	1 = AN8 is using Differential mode
	0 = AN8 is using Single-ended mode
bit 16	SIGN8: AN8 Signed Data Mode bit
DICTO	•
	1 = AN8 is using Signed Data mode
1.1.4.F	0 = AN8 is using Unsigned Data mode
bit 15	DIFF7: AN7 Mode bit
	1 = AN7 is using Differential mode
1.1.4.4	0 = AN7 is using Single-ended mode
bit 14	SIGN7: AN7 Signed Data Mode bit
	1 = AN7 is using Signed Data mode
1.1.40	0 = AN7 is using Unsigned Data mode
bit 13	DIFF6: AN6 Mode bit
	1 = AN6 is using Differential mode
1.1.40	0 = AN6 is using Single-ended mode
bit 12	SIGN6: AN6 Signed Data Mode bit
	1 = AN6 is using Signed Data mode
	0 = AN6 is using Unsigned Data mode
bit 11	DIFF5: AN5 Mode bit
	1 = AN5 is using Differential mode
1.1.40	0 = AN5 is using Single-ended mode
bit 10	SIGN5: AN5 Signed Data Mode bit
	1 = AN5 is using Signed Data mode
	0 = AN5 is using Unsigned Data mode
bit 9	DIFF4: AN4 Mode bit
	1 = AN4 is using Differential mode
	0 = AN4 is using Single-ended mode
bit 8	SIGN4: AN4 Signed Data Mode bit
	1 = AN4 is using Signed Data mode
	0 = AN4 is using Unsigned Data mode
bit 7	DIFF3: AN3 Mode bit
	1 = AN3 is using Differential mode
	0 = AN3 is using Single-ended mode
bit 6	SIGN3: AN3 Signed Data Mode bit
	1 = AN3 is using Signed Data mode
	0 = AN3 is using Unsigned Data mode
bit 5	DIFF2: AN2 Mode bit
	1 = AN2 is using Differential mode
	0 = AN2 is using Single-ended mode

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	FLTEN3	MSEL	3<1:0>		F	FSEL3<4:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	FLTEN2	MSEL2<1:0>		FSEL2<4:0>						
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	FLTEN1	MSEL1<1:0>			FSEL1<4:0>					
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	FLTEN0	MSEL	0<1:0>		F	SEL0<4:0>				

# REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN3: Filter 3 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL3<1:0>: Filter 3 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 28-24	FSEL3<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN2: Filter 2 Enable bit
DIL 23	FLIENZ: Filler 2 Enable bit
DIL 23	1 = Filter is enabled
DIL 23	
bit 22-21	1 = Filter is enabled
	<ul> <li>1 = Filter is enabled</li> <li>0 = Filter is disabled</li> <li>MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits</li> <li>11 = Acceptance Mask 3 selected</li> </ul>
	<ul> <li>1 = Filter is enabled</li> <li>0 = Filter is disabled</li> <li>MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits</li> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> </ul>
	<ul> <li>1 = Filter is enabled</li> <li>0 = Filter is disabled</li> <li>MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits</li> <li>11 = Acceptance Mask 3 selected</li> <li>10 = Acceptance Mask 2 selected</li> <li>01 = Acceptance Mask 1 selected</li> </ul>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected</pre>
	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 •</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2&lt;1:0&gt;: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2&lt;4:0&gt;: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

# **REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)**

- bit 7 **AUTOFC:** Automatic Flow Control bit
  - 1 = Automatic Flow Control enabled
    - 0 = Automatic Flow Control disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 6-5 Unimplemented: Read as '0'

#### bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 \* PTV<15:0>/2 TX clock cycles until the bit is cleared.

**Note:** For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

## bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

**Note 1:** It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	_	_	_	—	_	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	_	_	_	—	_	—		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8				ALGNERRC	NT<15:8>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	ALGNERRCNT<7:0>									

# REGISTER 30-22: ETHALGNERR: ETHERNET CONTROLLER ALIGNMENT ERRORS STATISTICS REGISTER

## Legend:

	Legena.				
R = Readable bit W		W = Writable bit	ead as '0'		
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-16 Unimplemented: Read as '0'

bit 15-0 ALGNERRCNT<15:0>: Alignment Error Count bits

Increment count for frames with alignment errors. Note that an alignment error is a frame that has an FCS error and the frame length in bits is not an integral multiple of 8 bits (a.k.a., dribble nibble)

#### **Note 1:** This register is only used for RX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should be only done for debug/test purposes.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24		—	-	-	—	—	-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	—	_	_	—	—	_	—
15.0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
15:8	_	—	_	_	RESETRMII <sup>(1)</sup>	—	_	SPEEDRMII <sup>(1)</sup>
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_		_	_	_	_	

# REGISTER 30-29: EMAC1SUPP: ETHERNET CONTROLLER MAC PHY SUPPORT REGISTER

## Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 31-12 Unimplemented: Read as '0'
- bit 11 **RESETRMII:** Reset RMII Logic bit<sup>(1)</sup>
  - 1 = Reset the MAC RMII module
    - 0 = Normal operation.
- bit 10-9 Unimplemented: Read as '0'
- bit 8 SPEEDRMII: RMII Speed bit<sup>(1)</sup>
  - This bit configures the Reduced MII logic for the current operating speed.
    - 1 = RMII is running at 100 Mbps
    - 0 = RMII is running at 10 Mbps
- bit 7-0 Unimplemented: Read as '0'
- Note 1: This bit is only used for the RMII module.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit         Bit         Bit           3/5         28/20/12/4         27/19/11/3         26/18/10/2			Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
31:24	FDMTEN		C	MTCNT<4:0:	>		FWDTWI	NSZ<1:0>	
00.40	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
23:16	FWDTEN	WINDIS	WDTSPGM	WDTPS<4:0>					
45.0	R/P	R/P	r-1	r-1	r-1	R/P	R/P	R/P	
15:8	FCKSN	/<1:0>	—			OSCIOFNC POSCMOD<1:0>		OD<1:0>	
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P	
7:0	IESO	FSOSCEN	D	MTINTV<2:0	>	F	NOSC<2:0>		

# REGISTER 34-4: DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1

Legend:         r = Reserved bit         P = Programmab			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknow	

bit 31 FDMTEN: Deadman Timer enable bit

1 = Deadman Timer is enabled and *cannot* be disabled by software

0 = Deadman Timer is disabled and *can* be enabled by software

bit 30-26 DMTCNT<4:0>: Deadman Timer Count Select bits

11111 = Reserved . 11000 = Reserved 10111 =  $2^{31}$  (2147483648) 10110 =  $2^{30}$  (1073741824) 10101 =  $2^{29}$  (536870912) 10100 =  $2^{28}$  (268435456) . . 00001 =  $2^9$  (512) 00000 =  $2^8$  (256)

#### bit 25-24 FWDTWINSZ<1:0>: Watchdog Timer Window Size bits

- 11 = Window size is 25%
- 10 = Window size is 37.5%
- 01 = Window size is 50%
- 00 = Window size is 75%

## bit 23 FWDTEN: Watchdog Timer Enable bit

- 1 = Watchdog Timer is enabled and cannot be disabled by software
- 0 = Watchdog Timer is not enabled; it can be enabled in software

# bit 22 WINDIS: Watchdog Timer Window Enable bit

- 1 = Watchdog Timer is in non-Window mode
- 0 = Watchdog Timer is in Window mode
- bit 21 WDTSPGM: Watchdog Timer Stop During Flash Programming bit
  - 1 = Watchdog Timer stops during Flash programming
  - 0 = Watchdog Timer runs during Flash programming (for read/execute while programming Flash applications)

# 35.0 INSTRUCTION SET

The PIC32MZ EF family instruction set complies with the MIPS32<sup>®</sup> Release 5 instruction set architecture. The PIC32MZ EF device family *does not* support the following features:

- Core extend instructions
- Coprocessor 2 instructions

Note: Refer to "MIPS32<sup>®</sup> Architecture for Programmers Volume II: The MIPS32<sup>®</sup> Instruction Set" at www.imgtec.com for more information.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param. No.	Symbol	Characteris	Min.	Тур. <sup>(1)</sup>	Max.	Units	Conditions		
DO31	TIOR Port Output Rise Time I/O Pins: 4x Source Driver Pins - RA3, RA9, RA10, RA14, RA15 RB0-RB2, RB4, RB6-RB7, RB11, RB13		_	_	9.5	ns	Cload = 50 pF		
		RC12-RC15 RD0, RD6-RD7, RD1 <sup>2</sup> RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RJ0-RJ2, RJ8, RJ9, F	, RH8-RH13	_	_	6	ns	Cload = 20 pF	
		Port Output Rise Time I/O Pins: 8x Source Driver Pins - RA0-RA2, RA4, RA5 RB3, RB5, RB8-RB10, RB12, RB14, RB15 RC1-RC4 RD1-RD5, RD9, RD10, RD12, RD13, RD15 RE4-RE7 RF0, RF4, RF5, RF12, RF13 RG0, RG1, RG6-RG9 RH2, RH3, RH7, RH14, RH15 RJ3-RJ7, RJ10, RJ12-RJ15 RK0-RK7		_		8	ns	Cload = 50 pF	
				_	_	6	ns	Cload = 20 pF	
		Port Output Rise Time I/O Pins: 12x Source Driver Pins - RA6, RA7 RE0-RE3 RF1 RG12-RG14		_	_	3.5	ns	CLOAD = 50 pF	
				_	_	2	ns	CLOAD = 20 pF	

# TABLE 37-23: I/O TIMING REQUIREMENTS

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: This parameter is characterized, but not tested in manufacturing.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

AC CHARACTERISTICS <sup>(2)</sup>			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param. No.	Symbol	Characteristics	Min.	Тур. <sup>(1)</sup>	Max.	Units	Conditions		
Clock P	arameter	S							
AD50	TAD	ADC Clock Period	20	_	6250	ns	—		
Through	hput Rate	1							
AD51	Fτρ	Sample Rate for ADC0-ADC4 (Class 1 Inputs) Sample Rate for			3.125 3.57 4.16 5 2.94	Msps Msps Msps Msps Msps	12-bit resolution Source Impedance $\leq 200\Omega$ 10-bit resolution Source Impedance $\leq 200\Omega$ 8-bit resolution Source Impedance $\leq 200\Omega$ 6-bit resolution Source Impedance $\leq 200\Omega$ 12-bit resolution Source Impedance $\leq 200\Omega$		
		ADC7 (Class 2 and Class 3 Inputs)			2.94 3.33 3.84 4.55	Msps Msps Msps Msps	10-bit resolution Source Impedance $\leq 200\Omega$ 10-bit resolution Source Impedance $\leq 200\Omega$ 8-bit resolution Source Impedance $\leq 200\Omega$ 6-bit resolution Source Impedance $\leq 200\Omega$		
Timing I	Paramete	rs				r			
AD60	TSAMP	Sample Time for ADC0-ADC4 (Class 1 Inputs)	3 4 5 13	_	_	Tad	Source Impedance $\leq 200\Omega$ , Max ADC clock Source Impedance $\leq 500\Omega$ , Max ADC clock Source Impedance $\leq 1 \text{ K}\Omega$ , Max ADC clock Source Impedance $\leq 5 \text{ K}\Omega$ , Max ADC clock		
		Sample Time for ADC7 (Class 2 and 3 Inputs)	4 5 6 14	_		Tad	Source Impedance $\leq 200\Omega$ , Max ADC clock Source Impedance $\leq 500\Omega$ , Max ADC clock Source Impedance $\leq 1 \text{ K}\Omega$ , Max ADC clock Source Impedance $\leq 5 \text{ K}\Omega$ , Max ADC clock		
		Sample Time for ADC7 (Class 2 and 3 Inputs)	See Table 37-40	_		Tad	CVDEN (ADCCON1<11>) = 1		
AD62	ΤΟΟΝΥ	Conversion Time (after sample time is complete)		 	13 11 9 7	Tad	12-bit resolution 10-bit resolution 8-bit resolution 6-bit resolution		
AD65	TWAKE	Wake-up time from Low- Power Mode	_	500	_	TAD			
			_	20	_	μs	Lesser of 500 TaD or 20 μs.		

# TABLE 37-39: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**2:** The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.