



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	250MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg100-250i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1:	PIC32MZ EF FAMILY FEATURES (CONTINUED)
----------	--

							Remap	pable I	Periph	erals						ıs	_									
Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Boot Flash Memory (KB)	Remappable Pins	Timers/ Capture/ Compare ⁽¹⁾	UART	SPI/I ² S	External Interrupts ⁽²⁾	CAN 2.0B	Crypto	RNG	DMA Channels (Programmable/ Dedicated)	ADC (Channels)	Analog Comparators	USB 2.0 HS OTG	l²C	PMP	EBI	SQI	RTCC	Ethernet	I/O Pins	JTAG	Trace
PIC32MZ1024EFG064											0	Ν	Υ	8/12												
PIC32MZ1024EFH064	1024										2	Ν	Υ	8/16												
PIC32MZ1024EFM064		512	64	TQFP,	160	34	9/9/9	6	4	5	2	Υ	Υ	8/18	24	2	Υ	4	Y	N	Υ	Υ	Υ	46	Υ	Y
PIC32MZ2048EFG064		312	04	QFN	100	34	9/9/9	O	4	5	0	Ν	Υ	8/12	24	2	ı	4	ı	IN	ı	1	ı	40	ī	1
PIC32MZ2048EFH064 ⁽³⁾	2048										2	Ν	Υ	8/16												
PIC32MZ2048EFM064											2	Υ	Υ	8/18												
PIC32MZ1024EFG100											0	N	Υ	8/12												
PIC32MZ1024EFH100	1024										2	N	Υ	8/16												
PIC32MZ1024EFM100		512	100	TQFP	160	51	9/9/9	6	6	5	2	Υ	Υ	8/18	40	2	Υ	5	Υ	Y	Y	Υ	Υ	78	Υ	Y
PIC32MZ2048EFG100		312	100	IQIF	100	31	3/3/3	O	O	3	0	Ν	Υ	8/12	40	2	'	3	'	'	'	'	'	70	'	'
PIC32MZ2048EFH100 ⁽³⁾	2048										2	N	Υ	8/16												
PIC32MZ2048EFM100											2	Υ	Υ	8/18												
PIC32MZ1024EFG124											0	N	Υ	8/12												
PIC32MZ1024EFH124	1024										2	N	Υ	8/16												
PIC32MZ1024EFM124		512	124	VTLA	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	97	Υ	Y
PIC32MZ2048EFG124		012			100	00	0,0,0	ŭ	Ü		0	N	Υ	8/12	10	-	i i		·			Ċ	·	01	·	
PIC32MZ2048EFH124	2048										2	N	Υ	8/16												
PIC32MZ2048EFM124											2	Υ	Υ	8/18												
PIC32MZ1024EFG144											0	N	Υ	8/12												
PIC32MZ1024EFH144	1024										2	N	Υ	8/16												
PIC32MZ1024EFM144		512	144	LQFP,	160	53	9/9/9	6	6	5	2	Υ	Υ	8/18	48	2	Υ	5	Υ	Y	Y	Υ	Υ	120	Υ	Y
PIC32MZ2048EFG144		0.2		TQFP	100		3,0,0	Ĭ			0	N	Υ	8/12		-						•		.20	•	'
PIC32MZ2048EFH144 ⁽³⁾	2048										2	N	Υ	8/16												
PIC32MZ2048EFM144											2	Υ	Υ	8/18												

1: 2: 3: Note

Eight out of nine timers are remappable. Four out of five external interrupts are remappable. This device is available with a 252 MHz speed rating.

The System Bus arbitration scheme implements a non-programmable, Least Recently Serviced (LRS) priority, which provides Quality Of Service (QOS) for most initiators. However, some initiators can use Fixed High Priority (HIGH) arbitration to guarantee their access to data.

The arbitration scheme for the available initiators is shown in Table 4-5.

TABLE 4-5: INITIATOR ID AND QOS

Name	ID	QOS
CPU	1	LRS ⁽¹⁾
CPU	2	HIGH ^(1,2)
DMA Read	3	LRS ⁽¹⁾
DMA Read	4	HIGH ^(1,2)
DMA Write	5	LRS ⁽¹⁾
DMA Write	6	HIGH ^(1,2)
USB	7	LRS
Ethernet Read	8	LRS
Ethernet Write	9	LRS
CAN1	10	LRS
CAN2	11	LRS
SQI1	12	LRS
Flash Controller	13	HIGH ⁽²⁾
Crypto	14	LRS

- Note 1: When accessing SRAM, the DMAPRI bit (CFGCON<25>) and the CPUPRI bit (CFGCON<24>) provide arbitration control for the DMA and CPU (when servicing an interrupt (i.e., EXL = 1)), respectively, by selecting the use of LRS or HIGH When using HIGH, the DMA and CPU get arbitration preference over all initiators using LRS.
 - 2: Using HIGH arbitration can have serious negative effects on other initiators. Therefore, it is recommended to not enable this type of arbitration for an initiator that uses significant system bandwidth. HIGH arbitration is intended to be used for low bandwidth applications that require low latency, such as LCC graphics applications.

4.3 Permission Access and System Bus Registers

The System Bus on PIC32MZ EF family of microcontrollers provides access control capabilities for the transaction initiators on the System Bus.

The System Bus divides the entire memory space into fourteen target regions and permits access to each target by initiators via permission groups. Four Permission Groups (0 through 3) can be assigned to each initiator. Each permission group is independent of the others and can have exclusive or shared access to a region.

Using the CFGPG register (see Register 34-10 in **Section 34.0 "Special Features"**), Boot firmware can assign a permission group to each initiator, which can make requests on the System Bus.

The available targets and their regions, as well as the associated control registers to assign protection, are described and listed in Table 4-6.

Register 4-2 through Register 4-10 are used for setting and controlling access permission groups and regions.

To change these registers, they must be unlocked in hardware. The register lock is controlled by the PGLOCK Configuration bit (CFGCON<11>). Setting PGLOCK prevents writes to the control registers; clearing PGLOCK allows writes.

To set or clear the PGLOCK bit, an unlock sequence must be executed. Refer to **Section 42**. "Oscillators with Enhanced PLL" in the "PIC32 Family Reference Manual" for details.

TABLE 4-6:

SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS (CONTINUED)

				SBTxREC	By Register				SBTxRD	y Register	SBTxWR	y Register
Target Number	Target Description ⁽⁵⁾	Name	Region Base (BASE<21:0>) (see Note 2)	Physical Start Address	Region Size (SIZE<4:0>) (see Note 3)	Region Size	Priority (PRI)	Priority Level	Name	Read Permission (GROUP3, GROUP2, GROUP1, GROUP0)	Name	Write Permission (GROUP3, GROUP2, GROUP1, GROUP0)
	Peripheral Set 2:	SBT6REG0	R	0x1F820000	R	64 KB	_	0	SBT6RD0	R/W ⁽¹⁾	SBT6WR0	R/W ⁽¹⁾
6	SPI1-SPI6 I2C1-I2C5 UART1-UART6 PMP	SBT6REG1	R/W	R/W	R/W	R/W	-	3	SBT6RD1	R/W ⁽¹⁾	SBT6WR1	R/W ⁽¹⁾
	Peripheral Set 3: Timer1-Timer9	SBT7REG0	R	0x1F840000	R	64 KB	_	0	SBT7RD0	R/W ⁽¹⁾	SBT7WR0	R/W ⁽¹⁾
7	IC1-IC9 OC1-OC9 ADC Comparator 1 Comparator 2	SBT7REG1	R/W	R/W	R/W	R/W	_	3	SBT7RD1	R/W ⁽¹⁾	SBT7WR1	R/W ⁽¹⁾
8	Peripheral Set 4:	SBT8REG0	R	0x1F860000	R	64 KB	_	0	SBT8RD0	R/W ⁽¹⁾	SBT8WR0	R/W ⁽¹⁾
0	PORTA-PORTK	SBT8REG1	R/W	R/W	R/W	R/W	_	3	SBT8RD1	R/W ⁽¹⁾	SBT8WR1	R/W ⁽¹⁾
	Peripheral Set 5: CAN1	SBT9REG0	R	0x1F880000	R	64 KB	_	0	SBT9RD0	R/W ⁽¹⁾	SBT9WR0	R/W ⁽¹⁾
9	CAN1 CAN2 Ethernet Controller	SBT9REG1	R/W	R/W	R/W	R/W	_	3	SBT9RD1	R/W ⁽¹⁾	SBT9WR1	R/W ⁽¹⁾
10	Peripheral Set 6: USB	SBT10REG0	R	0x1F8E3000	R	4 KB	_	0	SBT10RD0	R/W ⁽¹⁾	SBT10WR0	R/W ⁽¹⁾
11	External Memory via SQI1 and	SBT11REG0	R	0x30000000	R	64 MB	_	0	SBT11RD0	R/W ⁽¹⁾	SBT11WR0	R/W ⁽¹⁾
"	SQI1 Module	SBT11REG1	R	0x1F8E2000	R	4 KB	_	3	SBT11RD1	R/W ⁽¹⁾	SBT11WR1	R/W ⁽¹⁾
12	Peripheral Set 7: Crypto Engine	SBT12REG0	R	0x1F8E5000	R	4 KB	_	0	SBT12RD0	R/W ⁽¹⁾	SBT12WR0	R/W ⁽¹⁾
13	Peripheral Set 8: RNG Module	SBT13REG0	R	0x1F8E6000	R	4 KB	_	0	SBT13RD0	R/W ⁽¹⁾	SBT13WR0	R/W ⁽¹⁾

Legend:

R/W = Read/Write;

'x' in a register name = 0-13;

'y' in a register name = 0-8.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Reset values for these bits are '0', '1', '1', '1', respectively. Note 1:

- The BASE<21:0> bits must be set to the corresponding Physical Address and right shifted by 10 bits. For Read-only bits, this value is set by hardware on Reset.

 The SIZE<4:0> bits must be set to the corresponding Region Size, based on the following formula: Region Size = 2^(SIZE-1) x 1024 bytes. For read-only bits, this value is set by hardware on Reset.
- Refer to the Device Memory Maps (Figure 4-1 through Figure 4-4) for specific device memory sizes and start addresses. 4:
- See Table 4-1for information on specific target memory size and start addresses.
- The SBTxREG1 SFRs are reserved, and therefore, are not listed in this table for this target.

TABLE 4-7: SYSTEM BUS REGISTER MAP

SS		_									Bits								
Virtual Addre (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0540	ODEL AC	31:16	_	_	1	1	_	1	1	1	1	_	_	1	-	_	_		0000
0510	SBFLAG	15:0	_	_	T13PGV	T12PGV	T11PGV	T10PGV	T9PGV	T8PGV	T7PGV	T6PGV	T5PGV	T4PGV	T3PGV	T2PGV	T1PGV	T0PGV	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP

SS		_									Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
8020	SBT0ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_		_	_	_	_	0000
8020	SBIUELUGI	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
8024	SBT0ELOG2	31:16	_	_	_	_	_	_	_	I	_	I	1	I	_	_	_	1	0000
0024	3B10LLOG2	15:0	_	_	_	_	_	_	_	1	_	1	_	-	_	_	GROU	P<1:0>	0000
8028	SBT0ECON	31:16	_	_	_	_	_	_	_	ERRP	_		_		_	_	_		0000
0020	OBTOLOGIA	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
8030	SBT0ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ODTOLOLINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
8038	SBT0ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OBTOLOLINI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
8040	SBT0REG0	31:16								BA	SE<21:6>								xxxx
0040	OBTOREGO	15:0			BA	\SE<5:0>			PRI	-			SIZE<4:0	>	,	_	_	_	xxxx
8050	SBT0RD0	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_		xxxx
0000	OBTORBO	15:0	_	_	_	_	_	_	_	-	_		_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8058	SBT0WR0	31:16	_	_	_	_	_	_	_	-	_		_		_	_	_		xxxx
0000	OBTOWN	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8060	SBT0REG1	31:16								BA	SE<21:6>								xxxx
0000	OBTORLEGT	15:0			B/	\SE<5:0>			PRI	-			SIZE<4:0	>		_	_	_	xxxx
8070	SBT0RD1	31:16	_		_	_	_						_	_	_	_	_		xxxx
5570	0510101	15:0	_	_	_	_	_	_	_	_	_	_	_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8078	SBT0WR1	31:16	_		_	_	_						_	_	_	_	_		xxxx
5576	32.3WICI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxxx', please refer to Table 4-6 for the actual reset values.

TABLE 8-2: OSCILLATOR CONFIGURATION REGISTER MAP (CONTINUED)

ess										Bits									ລ
Virtual Addres (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets ⁽²⁾
1360	PB7DIV	31:16	_	_		_	_	_	_	_		_	_		_	_		_	0000
1300	I D/DIV	15:0	ON	-	I	1	PBDIVRDY	_		_	I			P	PBDIV<6:0>	•			8800
1370	PB8DIV	31:16	_		I		_	_	_	_	I	_	-	ı	_	_	I	_	0000
1370	I DODIV	15:0	ON	-	I	1	PBDIVRDY	_		_	I			P	PBDIV<6:0>	•			8801
13C0	SLEWCON	31:16	_	1	1	_	_	_		_	-	_	_	_		SYSD	IV<3:0>		0000
1300	SLEWCON	15:0	_	_	-	_	_	5	SLWDIV<2:0:	>	_	_	_	_	_	UPEN	DNEN	BUSY	0204
		31:16	_			_	_	_	_	_	ı	_	_	_	_	_		_	0000
13D0	CLKSTAT	15:0	_	_	_	_	_	_	_	_	_	_	LPRC RDY	SOSC RDY	_	POSC RDY	SPLL DIVRDY	FRCRDY	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

11.0 HI-SPEED USB WITH ON-THE-GO (OTG)

Note: This data sheet summarizes features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 51. "Hi-Speed USB with On-The-Go (OTG)" (DS60001326) in the "PIC32 Family Reference Manual", which is available the Microchip web site (www.microchip.com/PIC32).

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 embedded host, device, or OTG implementation with a minimum of external components.

The module supports Hi-Speed, Full-Speed, or Low-Speed in any of the operating modes. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.

The USB module consists of the RAM controller, packet encode/decode, UTM synchronization, end-point control, a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.

The USB module includes the following features:

- USB Hi-Speed, Full-Speed, and Low-Speed support for host and device
- USB OTG support with one or more Hi-Speed, Full-Speed, or Low-Speed device
- · Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- · Integrated USB transceiver
- · Transaction handshaking performed by hardware
- Integrated 8-channel DMA to access system RAM and Flash
- Seven transmit endpoints and seven receive endpoints, in addition to Endpoint 0
- Session Request Protocol (SRP) and Host Negotiation Protocol (HNP) support
- Suspend and resume signaling support
- · Dynamic FIFO sizing
- Integrated RAM for the FIFOs, eliminating the need for system RAM for the FIFOs
- · Link power management support
 - Note 1: The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.
 - 2: If the USB module is used, the Primary Oscillator (Posc) is limited to either 12 MHz or 24 MHz.

REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7)

		· -						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0						
31:24	AUTOSET	ISO	MODE	DMADEOEN	EDCDATTO	DMAREQMD	_	_
	AUTOSET	_	MODE	DIVIAREQEIN	FREDATIG	DIVIAREQIVID	DATAWEN	DATATGGL
	R/W-0, HS	R/W-0, HC	R/W-0, HS	R/W-0	R/W-0	R/W-0, HS	R/W-0	R/W-0, HC
23:16	INCOMPTX	CLRDT	SENTSTALL	SENDSTALL	FLUSH	UNDERRUN	EIEONE	TXPKTRDY
	NAKTMOUT	CLKDI	RXSTALL	SETUPPKT	FLUSH	ERROR	25/17/9/1 24/ R/W-0 R DATAWEN DATA R/W-0 R/V FIFONE TXP R/W-0 R XMAXP<10:8>	INFRIRDI
15.0	R/W-0	R/W-0						
15:8			MULT<4:0>			T.	XMAXP<10:8:	>
7.0	R/W-0	R/W-0						
7:0				TXMAX	<p<7:0></p<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 AUTOSET: Auto Set Control bit

- 1 = TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP) is loaded into the TX FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually.
- 0 = TXPKTRDY must be set manually for all packet sizes
- bit 30 ISO: Isochronous TX Endpoint Enable bit (Device mode)
 - 1 = Enables the endpoint for Isochronous transfers
 - 0 = Disables the endpoint for Isochronous transfers and enables it for Bulk or Interrupt transfers.

This bit only has an effect in Device mode. In Host mode, it always returns zero.

- bit 29 MODE: Endpoint Direction Control bit
 - 1 = Endpoint is TX
 - 0 = Endpoint is RX

This bit only has any effect where the same endpoint FIFO is used for both TX and RX transactions.

- bit 28 DMAREQEN: Endpoint DMA Request Enable bit
 - 1 = DMA requests are enabled for this endpoint
 - 0 = DMA requests are disabled for this endpoint
- bit 27 FRCDATTG: Force Endpoint Data Toggle Control bit
 - 1 = Forces the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received.
 - 0 = No forced behavior
- bit 26 DMAREQMD: Endpoint DMA Request Mode Control bit
 - 1 = DMA Request Mode 1
 - 0 = DMA Request Mode 0

This bit must not be cleared either before or in the same cycle as the above DMAREQEN bit is cleared.

- bit 25 **DATAWEN:** Data Toggle Write Enable bit (Host mode)
 - 1 = Enable the current state of the TX Endpoint data toggle (DATATGGL) to be written
 - 0 = Disables writing the DATATGGL bit
- bit 24 DATATGGL: Data Toggle Control bit (Host mode)

When read, this bit indicates the current state of the TX Endpoint data toggle. If DATAWEN = 1, this bit may be written with the required setting of the data toggle. If DATAWEN = 0, any value written to this bit is ignored.

REGISTER 11-17: USBEOFRST: USB END-OF-FRAME/SOFT RESET CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31:24	_	_	_	_	-	1	NRSTX	NRST
23:16	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R.W-0	R/W-1	R/W-0
23.10				LSEO	F<7:0>			
15:8	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R.W-1	R/W-1	R/W-1
15.6				FSEO	F<7:0>			
7.0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R.W-0	R/W-0	R/W-0
7:0				HSEO	F<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25 NRSTX: Reset of XCLK Domain bit

1 = Reset the XCLK domain, which is clock recovered from the received data by the PHY

0 = Normal operation

bit 24 NRST: Reset of CLK Domain bit

1 = Reset the CLK domain, which is clock recovered from the peripheral bus

0 = Normal operation

bit 23-16 LSEOF<7:0>: Low-Speed EOF bits

These bits set the Low-Speed transaction in units of $1.067 \mu s$ (default setting is $121.6 \mu s$) prior to the EOF to stop new transactions from beginning.

bit 15-8 FSEOF<7:0>: Full-Speed EOF bits

These bits set the Full-Speed transaction in units of 533.3 μ s (default setting is 63.46 μ s) prior to the EOF to stop new transactions from beginning.

bit 7-0 **HSEOF<7:0>:** Hi-Speed EOF bits

These bits set the Hi-Speed transaction in units of 133.3 µs (default setting is 17.07µs) prior to the EOF to stop new transactions from beginning.

ç	
g	
200	
7	5
appd	2
170	
`	

TABLE 20-1: SERIAL QUADRATURE INTERFACE (SQI) REGISTER MAP (CONTINUED)

	LL 20-1			Q O A D I	.,		/	٠, ٠٠٠	O.O . E.			0LD,							
ess		0								В	its								"
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2044	SQI1BD STAT	31:16	_	_	_	_	_	_	_	_	_	_		BDSTA	ΓE<3:0>		DMA START	DMAACTV	0000
	SIAI	15:0								BDCON	N<15:0>								0000
2048	SQI1BD	31:16	_	_	_	_	_	_	_	-		_	_	_	_	-	-	_	0000
2046	POLLCON	15:0								POLLCC)N<15:0>								0000
204C	SQI1BD	31:16	1	_	-		TXSTAT	ΓE<3:0>		I		1			TX	BUFCNT<4:	:0>		0000
2040	TXDSTAT	15:0													0000				
2050		31:16 — — RXSTATE<3:0> —								_	1	_		RX	BUFCNT<4	:0>		0000	
2000	RXDSTAT		_	_	_	_	_	_	_	ı				RXCURBU	FLEN<7:0>				0000
2054	SQI1THR	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
2004	OQIIIIIN	15:0	_	_	_	_	_	_	_		_	_	_		7	THRES<4:0>	>		0000
	SQI1INT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2058	SIGEN	15:0	_	_	_	_	DMAEISE	PKT DONEISE	BD DONEISE	CON THRISE	CON EMPTYISE	CON FULLISE	RX THRISE	RX FULLISE	RX EMPTYISE	TX THRISE	TX FULLISE	TX EMPTYISE	0000
205C		31:16	-	_	_	_	_	_	_	I	_	_	_	_	_	I	-	_	0000
2030	TAPCON	15:0	-	_			CLKIND	LY<5:0>				DATAOUT	DLY<3:0>			CLKOUT	DLY<3:0>		0000
2060	OGII	31:16	1	_	-		_		_	I		I		STATPOS	TYPEST	AT<1:0>	STATBY	TES<1:0>	0000
2000	MEMSTAT	15:0	STATDATA<15:0>												0000				
2064	SQI1 XCON3	31:16	-	_	-	INIT1 SCHECK	INIT1COL	JNT<1:0>	INIT1TY	PE<1:0>				INIT1CM	1D3<7:0>				0000
	ACONS	15:0				INIT1CM	ID2<7:0>							INIT1CM	1D1<7:0>				0000
2068	SQI1 XCON4	31:16		_	_	INIT2 SCHECK	INIT2COL	JNT<1:0>	INIT2TY	PE<1:0>				INIT2CM	1D3<7:0>				0000
	ACON4	15:0		•		INIT2CM	ID2<7:0>			•		•	•	INIT2CM	1D1<7:0>	•	•	•	0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Figure 22-2 and Figure 22-3 illustrate the typical receive and transmit timing for the UART module.







FIGURE 22-3: TRANSMISSION (8-BIT OR 9-BIT DATA)



ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3 (CONTINUED) REGISTER 28-7:

- bit 16 SIGN40: AN40 Signed Data Mode bit(2) 1 = AN40 is using Signed Data mode 0 = AN40 is using Unsigned Data mode DIFF39: AN39 Mode bit⁽²⁾ bit 15 1 = AN39 is using Differential mode 0 = AN39 is using Single-ended mode bit 14 SIGN39: AN39 Signed Data Mode bit⁽²⁾ 1 = AN39 is using Signed Data mode 0 = AN39 is using Unsigned Data mode bit 13 DIFF38: AN38 Mode bit⁽²⁾ 1 = AN38 is using Differential mode 0 = AN38 is using Single-ended mode SIGN38: AN38 Signed Data Mode bit (2) bit 12 1 = AN38 is using Signed Data mode 0 = AN38 is using Unsigned Data mode DIFF37: AN37 Mode bit⁽²⁾ bit 11 1 = AN37 is using Differential mode 0 = AN37 is using Single-ended mode bit 10 SIGN37: AN37 Signed Data Mode bit⁽²⁾ 1 = AN37 is using Signed Data mode 0 = AN37 is using Unsigned Data mode DIFF36: AN36 Mode bit⁽²⁾ bit 9 1 = AN36 is using Differential mode 0 = AN36 is using Single-ended mode SIGN36: AN36 Signed Data Mode bit(2) bit 8 1 = AN36 is using Signed Data mode 0 = AN36 is using Unsigned Data mode bit 7 DIFF35: AN35 Mode bit⁽²⁾ 1 = AN35 is using Differential mode 0 = AN35 is using Single-ended mode SIGN35: AN35 Signed Data Mode bit(2) bit 6 1 = AN35 is using Signed Data mode 0 = AN35 is using Unsigned Data mode DIFF34: AN34 Mode bit⁽¹⁾ bit 5 1 = AN34 is using Differential mode 0 = AN34 is using Single-ended mode SIGN34: AN34 Signed Data Mode bit (1) bit 4 1 = AN34 is using Signed Data mode 0 = AN34 is using Unsigned Data mode DIFF33: AN33 Mode bit⁽¹⁾ bit 3 1 = AN33 is using Differential mode 0 = AN33 is using Single-ended mode SIGN33: AN33 Signed Data Mode bit (1) bit 2
 - 1 = AN33 is using Signed Data mode
 - 0 = AN33 is using Unsigned Data mode
- This bit is not available on 64-pin devices.
 - This bit is not available on 64-pin and 100-pin devices.

REGISTER 28-19: ADCTRG3: ADC TRIGGER SOURCE 3 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_	-		0>			
00:40	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	_	_	TRGSRC10<4:0>				
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	-	TRGSRC9<4:0>				
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_		Т	RGSRC8<4:0)>	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC11<4:0>: Trigger Source for Conversion of Analog Input AN11 Select bits

11111 = Reserved

•

01101 = Reserved

01100 = Comparator 2 (COUT)

01011 = Comparator 1 (COUT)

01010 = OCMP5

01001 = OCMP3

01000 = OCMP1

00111 = TMR5 match

00110 = TMR3 match

00101 = TMR1 match

00100 = INT0 External interrupt

00011 = STRIG

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

bit 23-21 Unimplemented: Read as '0'

bit 20-16 TRGSRC10<4:0>: Trigger Source for Conversion of Analog Input AN10 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 Unimplemented: Read as '0'

bit 12-8 TRGSRC9<4:0>: Trigger Source for Conversion of Analog Input AN9 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 TRGSRC8<4:0>: Trigger Source for Conversion of Analog Input AN8 Select bits

See bits 28-24 for bit value definitions.

REGISTER 29-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	-	_	_	_	-		1	-			
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0			
23.10	_	_	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN			
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15.6	TERRCNT<7:0>										
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7.0		RERRCNT<7:0>									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT ≥ 256)

bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT ≥ 128)

bit 19 RXBP: Receiver in Error State Bus Passive (RERRCNT ≥ 128)

bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)

bit 17 **RXWARN:** Receiver in Error State Warning (128 > RERRCNT ≥ 96)

bit 16 **EWARN:** Transmitter or Receiver is in Error State Warning

bit 15-8 **TERRCNT<7:0>:** Transmit Error Counter bit 7-0 **RERRCNT<7:0>:** Receive Error Counter

REGISTER 29-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 FIFOIP<31:0>: FIFOx Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FLTEN3	TEN3 MSEL3<1:0>			ſ	SEL3<4:0>		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	FLTEN2	MSEL2<1:0>		FSEL2<4:0>				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	FLTEN1	MSEL	1<1:0>		F	SEL1<4:0>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	FLTEN0	MSEL0<1:0>		FSEL0<4:0>				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN3: Filter 3 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL3<1:0>: Filter 3 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL3<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

_

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN2: Filter 2 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL2<1:0>: Filter 2 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL2<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 29-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	FLTEN11	MSEL11<1:0>			FSEL11<4:0>				
22.46	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	FLTEN10	MSEL1	MSEL10<1:0>		FSEL10<4:0>				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	FLTEN9	MSEL	9<1:0>		F	SEL9<4:0>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	FLTEN8	MSEL8<1:0>		FSEL8<4:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN11: Filter 11 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL11<1:0>: Filter 11 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL11<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN10: Filter 10 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL10<1:0>: Filter 10 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL10<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 29-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	_	_	_	_	1	TXNFULLIE	TXHALFIE	TXEMPTYIE
00:40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	-	_	1	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXNEMPTYIE
45.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	1	_	1	_		TXNFULLIF ⁽¹⁾	TXHALFIF	TXEMPTYIF ⁽¹⁾
7.0	U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
7:0	_	_	_	_	RXOVFLIF	RXFULLIF ⁽¹⁾	RXHALFIF ⁽¹⁾	RXNEMPTYIF ⁽¹⁾

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26 TXNFULLIE: Transmit FIFO Not Full Interrupt Enable bit

1 = Interrupt enabled for FIFO not full0 = Interrupt disabled for FIFO not full

bit 25 TXHALFIE: Transmit FIFO Half Full Interrupt Enable bit

1 = Interrupt enabled for FIFO half full 0 = Interrupt disabled for FIFO half full

bit 24 **TXEMPTYIE:** Transmit FIFO Empty Interrupt Enable bit

1 = Interrupt enabled for FIFO empty0 = Interrupt disabled for FIFO empty

bit 23-20 Unimplemented: Read as '0'

bit 19 RXOVFLIE: Overflow Interrupt Enable bit

1 = Interrupt enabled for overflow event

0 = Interrupt disabled for overflow event

bit 18 RXFULLIE: Full Interrupt Enable bit

1 = Interrupt enabled for FIFO full

0 = Interrupt disabled for FIFO full

bit 17 **RXHALFIE:** FIFO Half Full Interrupt Enable bit

1 = Interrupt enabled for FIFO half full

0 = Interrupt disabled for FIFO half full

bit 16 RXNEMPTYIE: Empty Interrupt Enable bit

1 = Interrupt enabled for FIFO not empty

0 = Interrupt disabled for FIFO not empty

bit 15-11 Unimplemented: Read as '0'

bit 10 **TXNFULLIF:** Transmit FIFO Not Full Interrupt Flag bit⁽¹⁾

TXEN = 1: (FIFO configured as a Transmit Buffer)

1 = FIFO is not full

0 = FIFO is full

TXEN = 0: (FIFO configured as a Receive Buffer)

Unused, reads '0'

Note 1: This bit is read-only and reflects the status of the FIFO.

REGISTER 34-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 3 Reserved: Write as '1'
- bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
 - 111 = Divide by 8
 - 110 = Divide by 7
 - 101 = Divide by 6
 - 100 = Divide by 5
 - 011 = Divide by 4
 - 010 = Divide by 3
 - 001 = Divide by 2
 - 000 = Divide by 1

PIC32MZ Emb	edded Conne	ectivity with	Floating Po	oint Unit (EF	F) Family
NOTES:					

TABLE 37-12: DC CHARACTERISTICS: PROGRAM MEMORY(3)

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param. No.	Sym.	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions		
D130a	ЕР	Cell Endurance	10,000	_	_	E/W	Without ECC		
D130b			20,000	_	_	E/W	With ECC		
D131	VPR	VDD for Read	VDDMIN	_	VDDMAX	V	_		
D132	VPEW	VDD for Erase or Write	VDDMIN	_	VDDMAX	V	_		
D134a	TRETD	Characteristic Retention	10	_	_	Year	Without ECC		
D134b			20	_	_	Year	With ECC		
D135	IDDP	Supply Current during Programming	_	_	30	mA	_		
D136	Trw	Row Write Cycle Time (Notes 2, 4)	_	66813	_	FRC Cycles	_		
D137	TQWW	Quad Word Write Cycle Time (Note 4)	_	773	_	FRC Cycles	_		
D138	Tww	Word Write Cycle Time (Note 4)	_	383	_	FRC Cycles	_		
D139	TCE	Chip Erase Cycle Time (Note 4)		515373	_	FRC Cycles	_		
D140	TPFE	All Program Flash (Upper and Lower regions) Erase Cycle Time (Note 4)	_	256909		FRC Cycles	_		
D141	Трве	Program Flash (Upper or Lower regions) Erase Cycle Time (Note 4)	_	128453	_	FRC Cycles	_		
D142	TPGE	Page Erase Cycle Time (Note 4)	_	128453	_	FRC Cycles	_		

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

- 2: The minimum PBCLK5 for row programming is 4 MHz.
- **3:** Refer to the "PIC32 Flash Programming Specification" (DS60001145) for operating conditions during programming and erase cycles.
- **4:** This parameter depends on FRC accuracy (see Table 37-20) and FRC tuning values (see the OSCTUN register: Register 8-2).


TABLE 37-13: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES

DC CHARACTERISTICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{Ta} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{Ta} \leq +125^{\circ}\text{C}$ for Extended				
Required Flash Wait States ⁽¹⁾	SYSCLK	Units	Conditions		
With ECC:					
0 Wait states	0 < SYSCLK ≤ 60	MHz	_		
1 Wait state	60 < SYSCLK ≤ 120	1011 12			
2 Wait states	120 < SYSCLK ≤ 200				
Without ECC:					
0 Wait states	0 < SYSCLK ≤ 74	MHz			
1 Wait state	74 < SYSCLK ≤ 140	IVII IZ			
2 Wait states	140 < SYSCLK ≤ 200				

Note 1: To use Wait states, the Prefetch module must be enabled (PREFEN<1:0> ≠ 00) and the PFMWS<2:0> bits must be written with the desired Wait state value.

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Г	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		100		
Lead Pitch	е		0.50 BSC		
Overall Height	Α	1	_	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		16.00 BSC		
Overall Length	D		16.00 BSC		
Molded Package Width	E1		14.00 BSC		
Molded Package Length	D1		14.00 BSC		
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B