

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg100-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—			—		—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—			—		—	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—	_	—	—	-	—	—
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0				FCC<	7:0>			

REGISTER 3-7: FCCR: FLOATING POINT CONDITION CODES REGISTER; CP1 REGISTER 25

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FCC<7:0>:** Floating Point Condition Code bits These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

1									
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	—	—	—	—	—			—	
	U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	
23:16	_	—	—	—	—	—	CAUSE<5:4>		
							E	V	
	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0	U-0	
15:8		CAUSE							
	Z	0	U	I		_	_	_	
	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	
7:0		FLAGS<4:0>							
	_	V	Z	0	U	I			

REGISTER 3-8: FEXR: FLOATING POINT EXCEPTIONS STATUS REGISTER; CP1 REGISTER 26

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-18 Unimplemented: Read as '0'

bit 17-12 **CAUSE<5:0>:** FPU Exception Cause bits These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.

- bit 17 E: Unimplemented Operation bit
- bit 16 V: Invalid Operation bit
- bit 15 **Z:** Divide-by-Zero bit
- bit 14 **O:** Overflow bit
- bit 13 **U:** Underflow bit
- bit 12 I: Inexact bit
- bit 11-7 Unimplemented: Read as '0'
- bit 6-2 FLAGS<4:0>: FPU Flags bits

These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.

- bit 6 V: Invalid Operation bit
- bit 4 **Z:** Divide-by-Zero bit
- bit 4 O: Overflow bit
- bit 3 U: Underflow bit
- bit 2 I: Inexact bit
- bit 1-0 Unimplemented: Read as '0'

TABLE 7-3: **INTERRUPT REGISTER MAP (CONTINUED)**

ress t)	b -	e								Bi	ts								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF062	31:16	_	_	-	—	_	_	—	_	_	_	-	—	-	—	VOFF<	:17:16>	0000
0638	0FF062	15:0								VOFF<15:1>								_	0000
0620	OFF063	31:16	_		_	_			—		—	—	_	—	—	—	VOFF<	:17:16>	0000
0030	0FF003	15:0								VOFF<15:1>								—	0000
0640	OFF064	31:16	_		—	—		-	—		_	—	—	—	—	—	VOFF<	:17:16>	0000
0040	OFF004	15:0								VOFF<15:1>								_	0000
0644	OFF065	31:16	_		-	—	—		—	—	—	—	-	—	-	_	VOFF<	:17:16>	0000
0644	UFFU05	15:0								VOFF<15:1>								—	0000
0649	OFF066	31:16	_		_	_			—		—	—	_	—	—	—	VOFF<	:17:16>	0000
0040	OFF000	15:0								VOFF<15:1>								_	0000
0640	OFF067	31:16	_		—	—		-	—		_	—	—	—	—	—	VOFF<	:17:16>	0000
064C	06600	15:0								VOFF<15:1>								_	0000
0050		31:16	_	_	-	—	_	—	—		_	—	-	—	-	—	VOFF<	:17:16>	0000
0630	OFF068	15:0								VOFF<15:1>								_	0000
0054	OFF069	31:16	_	_	-	_	_	_	_	_	_	_	-	_	-	_	VOFF<	:17:16>	0000
0654	06609	15:0 VOFF<15:1>									—	0000							
0050	OFF070	31:16	_		—	—		-	—		_	—	—	—	—	—	VOFF<	:17:16>	0000
0630	066070	15:0								VOFF<15:1>								—	0000
0050	OFF071	31:16	_	_	-	_	_	_	_	_	_	_	-	_	-	_	VOFF<	:17:16>	0000
0690		15:0								VOFF<15:1>								_	0000
0000	OFF072	31:16	-	-	-	-	—	-	—	—	—	-	-	—	-	—	VOFF<	:17:16>	0000
0660	0FF072	15:0								VOFF<15:1>								_	0000
0004	055070	31:16	_	—	-	—	_	_	—	_	_	—	-	—	—	_	VOFF<	:17:16>	0000
0664	OFF073	15:0			•			-		VOFF<15:1>		•			•			_	0000
0000	055074	31:16	_	—	-	—	_	_	—	_	_	—	-	—	—	_	VOFF<	:17:16>	0000
0668	OFF074	15:0			•					VOFF<15:1>		•	•		•	•		_	0000
0000	055075	31:16	_	—	-	—	_	—	—	_	_	—	-	—	-	—	VOFF<	:17:16>	0000
066C	OFF075	15:0								VOFF<15:1>								_	0000
		31:16	_	—	—	—	_	_	—	_	_	—	—	_	—	_	VOFF<	:17:16>	0000
0670	OFF076	15:0								VOFF<15:1>									0000

© 2015-2016 Microchip Technology Inc.

Legend:

Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

This bit or register is not available on devices without a CAN module. 3:

4: This bit or register is not available on 100-pin devices.

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:

Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices. 6:

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.




FIGURE 8-1: PIC32MZ EF FAMILY OSCILLATOR DIAGRAM

3. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for help in determining the best oscillator components.

- 4. PBCLK1 divided by 2 is available on the OSC2 pin in certain clock modes.
- 5. Shaded regions indicate multiple instantiations of a peripheral or feature.
- 6. Refer to Table 37-19 in Section 37.0 "Electrical Characteristics" for frequency limitations.

7. If the DEVCFG registers are configured for a SYSCLK speed greater than 200 MHz, these PBCLKs will be running faster than the maximum rating when the device comes out of Reset. To ensure proper operation, firmware must start the device at a speed less than or equal to 200 MHz, adjust the speed of the PBCLKs, and then raise the SYSCLK speed to the desired speed.

12.2 Registers for Slew Rate Control

Some I/O pins can be configured for various types of slew rate control on its associated port. This is controlled by the Slew Rate Control bits in the SRCON1x and SRCON0x registers that are associated with each I/O port. The slew rate control is configured using the corresponding bit in each register, as shown in Table 12-1.

As an example, writing 0x0001, 0x0000 to SRCON1A and SRCON0A, respectively, will enable slew rate control on the RA0 pin and sets the slew rate to the slow edge rate.

	•=··	
SRCON1x	SRCON0x	Description
1	1	Slew rate control is enabled and is set to the slowest edge rate.
1	0	Slew rate control is enabled and is set to the slow edge rate.
0	1	Slew rate control is enabled and is set to the medium edge rate.
0	0	Slew rate control is disabled and is set to the fastest

TABLE 12-1: SLEW RATE CONTROL BIT SETTINGS

Note: By default, all of the Port pins are set to the fastest edge rate.

edge rate.

12.3 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

12.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option. PPS configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART, SPI, and CAN), general purpose timer clock inputs, timer-related peripherals (input capture and output compare), interrupt-on-change inputs, and reference clocks (input and output).

In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

24.0 EXTERNAL BUS INTERFACE (EBI)

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 47. "External Bus Interface (EBI)" (DS60001245) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The External Bus Interface (EBI) module provides a high-speed, convenient way to interface external parallel memory devices to the PIC32MZ EF family device.

With the EBI module, it is possible to connect asynchronous SRAM and NOR Flash devices, as well as non-memory devices such as camera sensors and LCDs.

The features of the EBI module depend on the pin count of the PIC32MZ EF device, as shown in Table 24-1.


Note: The EBI module is not available on 64-pin devices.

TABLE 24-1: EBI MODULE FEATURES

Feature	Number of Device Pins					
	100	124	144			
Async SRAM	Y	Y	Y			
Async NOR Flash	Y	Y	Y			
Available address lines	20	20	24			
8-bit data bus support	Y	Y	Y			
16-bit data bus support	Y	Y	Y			
Available Chip Selects	1	1	4			
Timing mode sets	3	3	3			
8-bit R/W from 16-bit bus	N	Ν	Y			
Non-memory device	Y	Y	Y			
LCD	Y	Y	Y			

Note: Once the EBI module is configured, external devices will be memory mapped and can be access from KSEG2 memory space (see Figure 4-1 through Figure 4-4 in Section 4.0 "Memory Organization" for more information). The MMU must be enabled and the TLB must be set up to access this memory (refer to Section 50. "CPU for Devices with MIPS32[®] microAptiv[™] and M-Class Cores" (DS60001192) of the *"PIC32 Family Reference Manual"* for more information).

FIGURE 24-1: EBI SYSTEM BLOCK DIAGRAM



Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
31:24	EF	RRMODE<2:0	>		ERROP<2:0>	ERRPHASE<1:0>				
22.16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0		
23:16	—	—		BDSTAT	START	ACTIVE				
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15:8	BDCTRL<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0				BDCTRI	_<7:0>					

REGISTER 26-5: CESTAT: CRYPTO ENGINE STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 ERRMODE<2:0>: Internal Error Mode Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CEK operation
- 010 = KEK operation
- 001 = Preboot authentication
- 000 = Normal operation

bit 28-26 ERROP<2:0>: Internal Error Operation Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Authentication
- 011 = Reserved
- 010 = Decryption
- 001 = Encryption
- 000 = Reserved

bit 25-24 ERRPHASE<1:0>: Internal Error Phase of DMA Status bits

- 11 = Destination data
- 10 = Source data
- 01 = Security Association (SA) access
- 00 = Buffer Descriptor (BD) access

bit 23-22 Unimplemented: Read as '0'

bit 21-18 BDSTATE<3:0>: Buffer Descriptor Processor State Status bits

The current state of the BDP:

- 1111 = Reserved
- •
- 0111 = Reserved
- 0110 = SA fetch
- 0101 = Fetch BDP is disabled
- 0100 = Descriptor is done
- 0011 = Data phase
- 0010 = BDP is loading
- 0001 = Descriptor fetch request is pending
- 0000 = BDP is idle
- bit 17 START: DMA Start Status bit
 - 1 = DMA start has occurred
 - 0 = DMA start has not occurred

REGISTER 28-1: ADCCON1: ADC CONTROL REGISTER 1 (CONTINUED)

bit 3 STRGLVL: Scan Trigger High Level/Positive Edge Sensitivity bit

- 1 = Scan trigger is high level sensitive. Once STRIG mode is selected (TRGSRCx<4:0> in the ADCTRGx register), the scan trigger will continue for all selected analog inputs, until the STRIG option is removed.
- 0 = Scan trigger is positive edge sensitive. Once STRIG mode is selected (TRGSRCx<4:0> in the ADCTRGx register), only a single scan trigger will be generated, which will complete the scan of all selected analog inputs.
- bit 2-0 Unimplemented: Read as '0'

REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)

- bit 18 **DIGEN2:** ADC2 Digital Enable bit 1 = ADC2 is digital enabled
 - 0 = ADC2 is digital disabled
- bit 17 DIGEN1: ADC1 Digital Enable bit
 - 1 = ADC1 is digital enabled
 - 0 = ADC1 is digital disabled
- bit 16 **DIGEN0:** ADC0 Digital Enable bit 1 = ADC0 is digital enabled 0 = ADC0 is digital disabled
- bit 15-13 VREFSEL<2:0>: Voltage Reference (VREF) Input Selection bits

VREFSEL<2:0>	ADREF+	ADREF-		
1xx	Reserved; do not use			
011	External VREFH	External VREFL		
010	AVdd	External VREFL		
001	External VREFH	AVss		
000	AVdd	AVss		

bit 12 TRGSUSP: Trigger Suspend bit

1 = Triggers are blocked from starting a new analog-to-digital conversion, but the ADC module is not disabled 0 = Triggers are not blocked

- bit 11 UPDIEN: Update Ready Interrupt Enable bit
 - $\ensuremath{\mathtt{1}}$ = Interrupt will be generated when the UPDRDY bit is set by hardware
 - 0 = No interrupt is generated
- bit 10 UPDRDY: ADC Update Ready Status bit
 - 1 = ADC SFRs can be updated
 - 0 = ADC SFRs cannot be updated

Note: This bit is only active while the TRGSUSP bit is set and there are no more running conversions of any ADC modules.

- bit 9 SAMP: Class 2 and Class 3 Analog Input Sampling Enable bit^(1,2,3,4)
 - 1 = The ADC S&H amplifier is sampling
 - 0 = The ADC S&H amplifier is holding
- bit 8 **RQCNVRT:** Individual ADC Input Conversion Request bit

This bit and its associated ADINSEL<5:0> bits enable the user to individually request an analog-to-digital conversion of an analog input through software.

- 1 = Trigger the conversion of the selected ADC input as specified by the ADINSEL<5:0> bits
- 0 =Do not trigger the conversion

Note: This bit is automatically cleared in the next ADC clock cycle.

- bit 7 GLSWTRG: Global Level Software Trigger bit
 - 1 = Trigger conversion for ADC inputs that have selected the GLSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
 - 0 = Do not trigger an analog-to-digital conversion
- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
 - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
 - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
 - 4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

REGISTER 28-14: ADCCMPENX: ADC DIGITAL COMPARATOR 'x' ENABLE REGISTER ('x' = 1 THROUGH 6)

		(
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0							
31:24	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾
00.40	R/W-0							
23:16	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16
45.0	R/W-0							
15:8	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8
7.0	R/W-0							
7:0	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0
	-	•	•	•	-	-		-

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-0 CMPE31:CMPE0: ADC Digital Comparator 'x' Enable bits^(2,3)

These bits enable conversion results corresponding to the Analog Input to be processed by the Digital Comparator. CMPE0 enables AN0, CMPE1 enables AN1, and so on.

Note 1: This bit is not available on 64-pin devices.

- **2**: CMPEx = ANx, where 'x' = 0.31 (Digital Comparator inputs are limited to AN0 through AN31).
- **3:** Changing the bits in this register while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable behavior.

Bit Range	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
U	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
01.21	—	—	—		ADCEIS<2:0>			S<1:0>
23:16	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—				ADCDIV<6:0>		DAMA	DAMO
15:8	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0 C<9:8>
	 R/W-0	 R/W-0	 R/W-0	 R/W-0	 R/W-0	 R/W-0	R/W-0	<9.6> R/W-0
7:0	10/00-0	17/10-0	10/00-0	SAMC		17/17-0	17/17-0	10/10-0
Legend:								
R = Readat	ole hit	W = Writable	hit	II – Unimple	emented bit, r	ead as 'O'		
-n = Value a		1' = Bit is se		$0^{\circ} = \text{Bit is cl}$		x = Bit is unl	known	
		1 – Dit 13 36	ι.		ealeu		KIIOWII	
oit 31-29	Unimpleme	nted: Read a	s'0'					
bit 28-26	•	0>: ADCx Ear		elect bits				
		lata ready inte	•		clocks prior to	o the end of c	conversion	
		lata ready inte						
	•	2						
	•							
	• 001 – The d	lata ready inte	errunt is dene	rated 2 ADC	clocks prior to	the end of c	onversion	
		lata ready inte						
		-	June prilo goilo		0.00.000			
		All ontions are	availahla wi	han tha salar	tad resolutio	n snacifiad l		ES-1.05 h
			e available wl				by the SELR	
	(ADCxTIME<2	25:24>), is 12·	-bit or 10-bit.	For a selecte	d resolution	by the SELR of 8-bit, option	n <mark>s from</mark> '00
oit 25-24	(t	ADCxTIME<2 o '101' are va	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n <mark>s from</mark> '00
bit 25-24	(t	ADCxTIME<2 o '101' are va 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00
bit 25-24	(t SELRES<1:	ADCxTIME<2 o '101' are va a 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00
bit 25-24	(t SELRES<1: 11 = 12 bits	ADCxTIME<2 o '101' are va a 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits	ADCxTIME<2 o '101' are va a 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits	ADĊxTIME<2 oʻ101' are va :0>: ADCx Re	25:24>), is 12 lid. For a sele solution Sele	-bit or 10-bit. ected resolution ct bits	For a selecte on of 6-bit, op	d resolution (tions from '0	by the SELR of 8-bit, option 00' to '011' a	ns from '00 ire valid.
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o >: ADCx Re Changing the	25:24>), is 12 lid. For a sele isolution Sele resolution of 1	-bit or 10-bit. ected resolution ct bits the ADC does	For a selecte on of 6-bit, op s not shift the	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding	ns from '00 ire valid. g ADCDAT/
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADĊxTIME<2 oʻ101' are va :0>: ADCx Re	25:24>), is 12 lid. For a sele solution Sele resolution of esult will still o	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o () : ADCx Re Changing the register. The r	25:24>), is 12 lid. For a sele isolution Sele resolution of esult will still a resolution	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits wi	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '
	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o '20: ADCx Re Changing the register. The r For example,	25:24>), is 12 lid. For a sele solution Sele resolution of esult will still a resolution 1:6> holding	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits wi	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1	25:24>), is 12 alid. For a sele esolution Sele resolution of esult will still of a resolution 1:6> holding s '0'	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '0
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6:	ADCxTIME<2 o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a	25:24>), is 12 alid. For a sele asolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d	ADCxTIME<2 o '101' are va o '20: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0: ADCx Clo	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit C control clock	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d	ADCxTIME<2 o '101' are va o '101' are va o '20: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit C control clock	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 =	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit C control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 = 0000011 =	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA 6 * TQ = TADx	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit C control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits 0 1111111 =	ADCxTIME<2 o '101' are va o '101' are va :0>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * T Q = TADx 6 * T Q = TADx 4 * T Q = TADx	25:24>), is 12 lid. For a sele isolution Sele resolution Sele result will still a resolution 1:6> holding s '0' ock Divisor bit control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 =	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx	25:24>), is 12 lid. For a sele isolution Sele resolution Sele result will still a resolution 1:6> holding s '0' ock Divisor bit control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an
bit 23 bit 22-16	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits of 1111111 =	ADCxTIME<2 o '101' are va o '101' are va :0>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA 6 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit control clock Dx	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 = 0000011 = 0000001 = 0000001 = 0000000 = Unimpleme	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a	25:24>), is 12 lid. For a sele esolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit C control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to '0 et to '0', ar
bit 25-24 bit 23 bit 22-16 bit 15-10 bit 9-0	(SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 =	ADCxTIME<2 o '101' are va o '101' are va :0>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA 6 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved	25:24>), is 12 did. For a sele esolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ple Time bits	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDATA bits set to '0 et to '0', ar x).
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 111111 = 0000011 = 0000010 = 0000001 = 0000001 = 0000001 = Where TADX bits.	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a : ADCx Samp	25:24>), is 12 lid. For a sele isolution Sele resolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ole Time bits e ADC conve	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an x).
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 111111 = 0000011 = 0000010 = 0000001 = 0000001 = 0000001 = Where TADX bits.	ADCxTIME<2 o '101' are va o '101' are va : O >: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a : ADCx Samp = period of th	25:24>), is 12 lid. For a sele isolution Sele resolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ole Time bits e ADC conve	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an x).
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 111111 = 0000011 = 0000010 = 0000001 = 0000001 = 0000001 = Where TADX bits.	ADCxTIME<2 o '101' are va o '101' are va : O >: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a : ADCx Samp = period of th 1 = 1025 TAD.	25:24>), is 12 lid. For a sele isolution Sele resolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ole Time bits e ADC conve	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDAT, bits set to ' et to '0', a x).

_ ---- - - - -· · · · · ·

0000000000 = 2 TADx

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—		_	_	_	_	—
23:16	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	—	—	ТХВО	TXBP	RXBP	TXWARN	RXWARN	EWARN
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				TERRCI	NT<7:0>			
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0				RERRC	NT<7:0>			

REGISTER 29-5: CITREC: CAN TRANSMIT/RECEIVE ERROR COUNT REGISTER

Legend:

R = Readable bit V	N = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-22 Unimplemented: Read as '0'

- bit 21 **TXBO:** Transmitter in Error State Bus OFF (TERRCNT \ge 256)
- bit 20 **TXBP:** Transmitter in Error State Bus Passive (TERRCNT ≥ 128)
- bit 19 **RXBP:** Receiver in Error State Bus Passive (RERRCNT \geq 128)
- bit 18 **TXWARN:** Transmitter in Error State Warning (128 > TERRCNT ≥ 96)
- bit 17 **RXWARN:** Receiver in Error State Warning (128 > RERRCNT ≥ 96)
- bit 16 EWARN: Transmitter or Receiver is in Error State Warning
- bit 15-8 TERRCNT<7:0>: Transmit Error Counter
- bit 7-0 RERRCNT<7:0>: Receive Error Counter

REGISTER 29-6: CIFSTAT: CAN FIFO STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	FIFOIP31	FIFOIP30	FIFOIP29	FIFOIP28	FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	FIFOIP23	FIFOIP22	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17	FIFOIP16
15:8	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
10.0	FIFOIP15	FIFOIP14	FIFOIP13	FIFOIP12	FIFOIP11	FIFOIP10	FIFOIP9	FIFOIP8
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0	FIFOIP7	FIFOIP6	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1	FIFOIP0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 FIFOIP<31:0>: FIFOx Interrupt Pending bits

1 = One or more enabled FIFO interrupts are pending

0 = No FIFO interrupts are pending

REGISTER 30-3: ETHTXST: ETHERNET CONTROLLER TX PACKET DESCRIPTOR START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				TXSTADD	R<31:24>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				TXSTADD	R<23:16>			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0				TXSTADE)R<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
7.0	TXSTADDR<7:2> —						_	

Legend:

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bi	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-2 **TXSTADDR<31:2>:** Starting Address of First Transmit Descriptor bits This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (bits 1-0 must be '00').

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is only used for TX operations.
 2: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

REGISTER 30-4: ETHRXST: ETHERNET CONTROLLER RX PACKET DESCRIPTOR START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				RXSTADE	R<31:24>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10				RXSTADE	R<23:16>			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0				RXSTADDR<15:8>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0
7.0			RXSTAD	DR<7:2>			_	—

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-2 **RXSTADDR<31:2>:** Starting Address of First Receive Descriptor bits

This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (bits 1-0 must be '00').

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is only used for RX operations.
 2: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24				HT<3	1:24>						
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	HT<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	HT<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0		HT<7:0>									

REGISTER 30-5: ETHHT0: ETHERNET CONTROLLER HASH TABLE 0 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

REGISTER 30-6: ETHHT1: ETHERNET CONTROLLER HASH TABLE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				HT<6	3:56>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	HT<55:48>								
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	HT<47:40>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				HT<3	9:32>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 HT<63:32>: Hash Table Bytes 4-7 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	_	—	_	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—		—			—	_
15:8	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
15.0		NB2BIPKTGP1<6:0>						
7:0	U-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7.0								

REGISTER 30-26: EMAC1IPGR: ETHERNET CONTROLLER MAC NON-BACK-TO-BACK INTERPACKET GAP REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14-8 NB2BIPKTGP1<6:0>: Non-Back-to-Back Interpacket Gap Part 1 bits

This is a programmable field representing the optional carrierSense window referenced in section 4.2.3.2.1 "Deference" of the IEEE 80.23 Specification. If carrier is detected during the timing of IPGR1, the MAC defers to carrier. If, however, carrier becomes after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to medium. Its range of values is 0x0 to IPGR2. Its recommend value is 0xC (12d).

bit 7 Unimplemented: Read as '0'

bit 6-0 NB2BIPKTGP2<6:0>: Non-Back-to-Back Interpacket Gap Part 2 bits This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its r

This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its recommended value is 0x12 (18d), which represents the minimum IPG of 0.96 μ s (in 100 Mbps) or 9.6 μ s (in 10 Mbps).

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—		-			-	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	—	_	_	—	—
15.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
15:8	STNADDR4<7:0>							
7.0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
7:0	STNADDR3<7:0>							

REGISTER 30-38: EMAC1SA1: ETHERNET CONTROLLER MAC STATION ADDRESS 1 REGISTER

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15-8 **STNADDR4<7:0>:** Station Address Octet 4 bits These bits hold the fourth transmitted octet of the station address.
- bit 7-0 **STNADDR3<7:0>:** Station Address Octet 3 bits These bits hold the third transmitted octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.
 2: This register is loaded at reset from the factory preprogrammed station address.

38.1 DC Characteristics

TABLE 38-1: OPERATING MIPS VS. VOLTAGE

	VDD Range			
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices	Comment
EDC5	2.1V-3.6V	-40°C to +125°C	180 MHz	

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

TABLE 38-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)


DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Parameter No.	Typical ⁽³⁾	Maximum ⁽⁶⁾	Units	Conditions	
Operating Current (IDD) ⁽¹⁾					
EDC20	8	54	mA	4 MHz (Note 4,5)	
EDC21	10	60	mA	10 MHz (Note 5)	
EDC22	32	95	mA	60 MHz (Note 2,4)	
EDC23	40	105	mA	80 MHz (Note 2,4)	
EDC25	61	125	mA	130 MHz (Note 2,4)	
EDC26	72	140	mA	160 MHz (Note 2,4)	
EDC28	81	150	mA	180 MHz (Note 2,4)	

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
 - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
 - L1 Cache and Prefetch modules are enabled
 - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
 - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
- 6: Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	/ILLIMETER	S		
Dimensior	Dimension Limits		NOM	MAX	
Number of Pins	Number of Pins N		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	7.60	7.70	7.80	
Overall Length	D	9.00 BSC			
Exposed Pad Length	D2	7.60	7.70	7.80	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

A.3 CPU

The CPU in the PIC32MZ EF family of devices has been changed to the MIPS32 M-Class MPU architecture. This CPU includes DSP ASE, internal data and instruction L1 caches, and a TLB-based MMU.

TABLE A-4: CPU DIFFERENCES

Table A-4 summarizes some of the key differences (indicated by **Bold** type) in the internal CPU registers.

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
L1 Data and Instruction Cac	he and Prefetch Wait States
On PIC32MX devices, the cache was included in the prefetch module outside the CPU.	On PIC32MZ EF devices, the CPU has a separate L1 instruction and data cache in the core. The PREFEN<1:0> bits still enable the prefetch module; however, the K0<2:0> bits in the CP0 regis- ters controls the internal L1 cache for the designated regions.
 PREFEN<1:0> (CHECON<5:4>) 11 = Enable predictive prefetch for both cacheable and non-cacheable regions 10 = Enable predictive prefetch for non-cacheable regions only 01 = Enable predictive prefetch for cacheable regions only 00 = Disable predictive prefetch 	PREFEN<1:0> (PRECON<5:4>) 11 = Enable predictive prefetch for any address 10 = Enable predictive prefetch for CPU instructions and CPU data 01 = Enable predictive prefetch for CPU instructions only 00 = Disable predictive prefetch
DCSZ<1:0> (CHECON<9:8>) Changing these bits causes all lines to be reinitialized to the "invalid" state. 11 = Enable data caching with a size of 4 lines 10 = Enable data caching with a size of 2 lines 01 = Enable data caching with a size of 1 line 00 = Disable data caching	K0<2:0> (CP0 Reg 16, Select 0) 011 = Cacheable, non-coherent, write-back, write allocate 010 = Uncached 001 = Cacheable, non-coherent, write-through, write allocate 000 = Cacheable, non-coherent, write-through, no write allocate
CHECOH (CHECON<16>) 1 = Invalidate all data and instruction lines 0 = Invalidate all data and instruction lines that are not locked	
	The Program Flash Memory read wait state frequency points have changed in PIC32MZ EF devices. The register for accessing the PFMWS field has changed from CHECON to PRECON.
PFMWS<2:0> (CHECON<2:0>) 111 = Seven Wait states 110 = Six Wait states 101 = Five Wait states 100 = Four Wait states 011 = Three Wait states 010 = Two Wait states (61-80 MHz) 001 = One Wait state (31-60 MHz) 000 = Zero Wait state (0-30 MHz)	PFMWS<2:0> (PRECON<2:0>) 111 = Seven Wait states • • 100 = Four Wait states (200-252 MHz) 011 = Reserved 010 = Two Wait states (133-200 MHz) 001 = One Wait state (66-133 MHz) 000 = Zero Wait states (0-66 MHz)
	Note: Wait states listed are for ECC enabled.
	on Execution
instructions and uses a 16-bit instruction set, which reduces memory size.	On PIC32MZ EF devices, the CPU can operate a mode called microMIPS. microMIPS mode is an enhanced MIPS32® instruction set that uses both 16-bit and 32-bit opcodes. This mode of operation reduces memory size with minimum performance impact.
MIPS16e [®]	microMIPS TM The BOOTISA (DEVCFG0<6>) Configuration bit controls the MIPS32 and microMIPS modes for boot and exception code. 1 = Boot code and Exception code is MIPS32 [®] (ISAONEXC bit is set to '0' and the ISA<1:0> bits are set to '10' in the CP0 Config3 register) 0 = Boot code and Exception code is microMIPS TM (ISAONEXC bit is set to '1' and the ISA<1:0> bits are set to '11' in the CP0 Config3 register)

A.9 Other Peripherals and Features

Most of the remaining peripherals on PIC32MZ EF devices act identical to their counterparts on PIC32MX-5XX/6XX/7XX devices. The main differences have to do with handling the increased peripheral bus clock speed and additional clock sources. Table A-10 lists the differences (indicated by **Bold** type) that will affect software and hardware migration.

TABLE A-10: PERIPHERAL DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
ĥ	²C
On PIC32MX devices, all pins are 5V-tolerant.	On PIC32MZ EF devices, the I2C4 port uses non-5V tolerant pins, and will have different VOL/VOH specifications.
	The Baud Rate Generator register has been expanded from 12 bits to 16 bits.
I2CxBRG<11:0>	I2CxBRG< 15 :0>
Watchd	og Timer
Clearing the Watchdog Timer on PIC32MX5XX/6XX/7XX devices required writing a '1' to the WDTCLR bit.	On PIC32MZ EF devices, the WDTCLR bit has been replaced with the 16-bit WDTCLRKEY, which must be written with a spe- cific value (0x5743) to clear the Watchdog Timer. In addition, the WDTSPGM (DEVCFG1<21>) bit is used to control operation of the Watchdog Timer during Flash programming.
WDTCLR (WDTCON<0>)	WDTCLRKEY<15:0> (WDTCON<31:16>)
RT	cc
On PIC32MX devices, the output of the RTCC pin was selected between the Seconds Clock or the Alarm Pulse.	On PIC32MZ EF devices, the RTCC Clock is added as an option. RTCSECSEL has been renamed RTCOUTSEL and expanded to two bits.
RTCSECSEL (RTCCON<7>) 1 = RTCC Seconds Clock is selected for the RTCC pin 0 = RTCC Alarm Pulse is selected for the RTCC pin	RTCOUTSEL<1:0> (RTCCON<8:7>) 11 = Reserved 10 = RTCC Clock is presented on the RTCC pin 01 = Seconds Clock is presented on the RTCC pin 00 = Alarm Pulse is presented on the RTCC pin when the alarm interrupt is triggered
On PIC32MX devices, the Secondary Oscillator (Sosc) serves as the input clock for the RTCC module.	On PIC32MZ EF devices, an additional clock source, LPRC, is available as a choice for the input clock.
	RTCCLKSEL<1:0> (RTCCON<10:9>) 11 = Reserved 10 = Reserved 01 = RTCC uses the external 32.768 kHz Sosc 00 = RTCC uses the internal 32 kHz oscillator (LPRC)