



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
/oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg124-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-12: PMP PINOUT I/O DESCRIPTIONS

PMA3 6 12 B7 52 O — modes) PMA4 5 11 A8 68 O — PMA5 4 2 B1 2 O — PMA6 16 6 B3 6 O — PMA7 22 33 A23 48 O — PMA9 41 64 B36 90 O — PMA9 41 64 B36 90 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — Parallel Master Port Chip Select 1 Strobe PMA14 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMD6 58 91 B52 135 I/O		Pin Number									
PMA1	Pin Name	QFN/		•	TQFP/			Description			
PMA2	PMA0	30	44	B24	30	I/O	TTL/ST				
PMA3 6 12 B7 52 O — modes) PMA4 5 11 A8 68 O — PMA6 4 2 B1 2 O — PMA6 16 6 B3 6 O — PMA7 22 33 A23 48 O — PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA11 27 41 A22 87 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe Parallel Master Port Chip Select 2	PMA1	29	43	A28	51	I/O	TTL/ST				
PMA4	PMA2	10	16	В9	21	0	_	Parallel Master Port Address (Demultiplexed Master			
PMA5 4 2 B1 2 0 — PMA6 16 6 B3 6 0 — PMA7 22 33 A23 48 0 — PMA9 41 64 B36 90 0 — PMA10 21 32 B18 47 0 — PMA11 27 41 A27 29 0 — PMA13 23 34 B19 28 0 — PMA13 23 34 B19 28 0 — PMA14 45 61 A42 87 0 — PMCS1 45 61 A42 87 0 — PMCS2 43 68 B38 97 0 — Parallel Master Port Chip Select 1 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 1 Strobe <td>PMA3</td> <td>6</td> <td>12</td> <td>В7</td> <td>52</td> <td>0</td> <td>_</td> <td>modes)</td>	PMA3	6	12	В7	52	0	_	modes)			
PMA6 16 6 B3 6 O — PMA7 22 33 A23 48 O — PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMD5 45 61 A42 87 O — Parallel Master Port Chip Select 2 Strobe PMD6 5 91 B52 135 I/O TTL/ST <td>PMA4</td> <td>5</td> <td>11</td> <td>A8</td> <td>68</td> <td>0</td> <td>_</td> <td></td>	PMA4	5	11	A8	68	0	_				
PMA7 22 33 A23 48 O — PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMDS 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD1 61 94 A64	PMA5	4	2	B1	2	0	_				
PMA8 42 65 A44 91 O — PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 2 Strobe PMDS 43 68 B38 97 O — Parallel Master Port Data (Demultiplexed Master Port Data (Demulti	PMA6	16	6	В3	6	0	_				
PMA9 41 64 B36 90 O — PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD1 61 94 A64 138 I/O TTL/ST PMD2 62 98 A6	PMA7	22	33	A23	48	0	_				
PMA10 21 32 B18 47 O — PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMDS 45 61 A42 87 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST PMD1 61 94 A64 138 I/O TTL/ST PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O	PMA8	42	65	A44	91	0	_				
PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA15 43 68 B38 97 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 68 98 A66 142 I/O TTL/ST Parallel Master Port Chip Select 1 Strobe PMD1 61 94 A64 138 I/O TTL/ST Pmode or Address/Data (Multiplexed Master mode) PMD2 62 98 A66 142	PMA9	41	64	B36	90	0	_	1			
PMA11 27 41 A27 29 O — PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 1 Strobe PMD0 68 98 A66 142 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD13 63 99 B56 143 I/O TTL/ST PMD15 <td>PMA10</td> <td>21</td> <td>32</td> <td>B18</td> <td>47</td> <td>0</td> <td>_</td> <td></td>	PMA10	21	32	B18	47	0	_				
PMA12 24 7 A6 11 O — PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 45 61 A42 87 O — PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST	PMA11	27	41	A27	29		_				
PMA13 23 34 B19 28 O — PMA14 45 61 A42 87 O — PMCS1 43 68 B38 97 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST <		24	7	A6	11		_				
PMA14 45 61 A42 87 O — PMA15 43 68 B38 97 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) or Address/Data (Multiplexed Master mode) or Addre								-			
PMA15 43 68 B38 97 O — PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD3 63 99 B56 143 I/O TTL/ST Parallel Master Port Address/Data (Multiplexed Master mode) PMD4 64 100 A67 144 I/O TTL/ST TTL/ST PMD6 2 4 B2 4 I/O TTL/ST TTL/ST PMD9 — 87 A60 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>-</td></t<>								-			
PMCS1 45 61 A42 87 O — Parallel Master Port Chip Select 1 Strobe PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD3 63 99 B56 143 I/O TTL/ST Parallel Master Port Address Latch Enable Low By (Multiplexed Master mode) PMD6 1 3 A3 3 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD9 —								-			
PMCS2 43 68 B38 97 O — Parallel Master Port Chip Select 2 Strobe PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD2 62 98 A66 142 I/O TTL/ST mode) or Address/Data (Multiplexed Master mode) PMD3 63 99 B56 143 I/O TTL/ST TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD10 — 86 B49 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Parallel Master Port Chip Select 1 Strobe</td></t<>								Parallel Master Port Chip Select 1 Strobe			
PMD0 58 91 B52 135 I/O TTL/ST Parallel Master Port Data (Demultiplexed Master mode) PMD1 61 94 A64 138 I/O TTL/ST PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O								•			
PMD1 61 94 A64 138 I/O TTL/ST mode) or Address/Data (Multiplexed Master modes PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD13 — 80 A54 113 I/O T							TTL/ST	-			
PMD2 62 98 A66 142 I/O TTL/ST PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMALH								mode) or Address/Data (Multiplexed Master modes)			
PMD3 63 99 B56 143 I/O TTL/ST PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL								1			
PMD4 64 100 A67 144 I/O TTL/ST PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL											
PMD5 1 3 A3 3 I/O TTL/ST PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable High By											
PMD6 2 4 B2 4 I/O TTL/ST PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 <											
PMD7 3 5 A4 5 I/O TTL/ST PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD8 — 88 B50 128 I/O TTL/ST PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD9 — 87 A60 127 I/O TTL/ST PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD10 — 86 B49 125 I/O TTL/ST PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD11 — 85 A59 124 I/O TTL/ST PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)	-							-			
PMD12 — 79 B43 112 I/O TTL/ST PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)	-							-			
PMD13 — 80 A54 113 I/O TTL/ST PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD14 — 77 B42 110 I/O TTL/ST PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMD15 — 78 A53 111 I/O TTL/ST PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)								-			
PMALL 30 44 B24 30 O — Parallel Master Port Address Latch Enable Low By (Multiplexed Master modes) PMALH 29 43 A28 51 O — Parallel Master Port Address Latch Enable High By (Multiplexed Master modes)											
PMALH 29 43 A28 51 O — Parallel Master modes) (Multiplexed Master modes) (Multiplexed Master modes)							111/31	Parallal Mactor Port Address Latah Enghla Law Ports			
(Multiplexed Master modes)							_	(Multiplexed Master modes)			
PMRD 53 9 A7 13 O — Parallel Master Port Read Strobe	PMALH	29	43	A28	51	0	_	Parallel Master Port Address Latch Enable High Byte (Multiplexed Master modes)			
	PMRD	53	9	A7	13	0	_	Parallel Master Port Read Strobe			
PMWR 52 8 B5 12 O — Parallel Master Port Write Strobe	PMWR	52	8	B5	12	0	_	Parallel Master Port Write Strobe			

CMOS = CMOS-compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input O = Output

P = Power I = Input

TTL = Transistor-transistor Logic input buffer

PPS = Peripheral Pin Select

REGISTER 9-1: PRECON: PREFETCH MODULE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
31.24	_	-	_	_	_	PFMSECEN	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	1	-	_	_	-	1	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	-	1	-	_	_	-	1	_
7:0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7.0	_	_	PREFE	N<1:0>	_	PFI	MWS<2:0>(1)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26 **PFMSECEN:** Flash SEC Interrupt Enable bit

1 = Generate an interrupt when the PFMSEC bit (PRESTAT<26>) is set

0 = Do not generate an interrupt when the PFMSEC bit is set

bit 25-6 Unimplemented: Read as '0'

bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

11 = Enable predictive prefetch for any address

10 = Enable predictive prefetch for CPU instructions and CPU data

01 = Enable predictive prefetch for CPU instructions only

00 = Disable predictive prefetch

bit 3 Unimplemented: Read as '0'

bit 2-0 **PFMWS<2:0>:** PFM Access Time Defined in Terms of SYSCLK Wait States bits⁽¹⁾

111 = Seven Wait states

•

•

010 Tura

010 = Two Wait states

001 = One Wait state

000 = Zero Wait states

Note 1: For the Wait states to SYSCLK relationship, refer to Table 37-13 in Section37.0 "Electrical Characteristics".

10.1 DMA Control Registers

TABLE 10-1: DMA GLOBAL REGISTER MAP

ess		m		Bits														6	
Virtual Addres (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	DMACON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000	DIVIACON	15:0	ON	_	_	SUSPEND	DMABUSY	_	_	_	_	_	_	_	_	_	_	_	0000
1010	DMASTAT	31:16	RDWR	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	DIVIASTAT	15:0	1	_	_	_	_	_	_	_	_	_	_	_	_		MACH<2:0	>	0000
1020	DMAADDR	31:16		•				•	•	DMVVDD	D -21:05		•	•			•	•	0000
1020	DIVIAADDK	15:0	DMAADDR<31:0>											0000					

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.


TABLE 10-2: DMA CRC REGISTER MAP

ess				Bits															
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1020	DCRCCON	31:16	_	_	BYTO	<1:0>	WBO	_	_	BITO	_	_	_	_	_	_	_	_	0000
1030	DCRCCON	15:0		_	_			PLEN<4:0>	•		CRCEN	CRCAPP	CRCTYP		_	C	RCCH<2:0	>	0000
1040	DCRCDATA	31:16	,							DCBCDA	TA -21:05	•				3			0000
1040	DCCCDATA	15:0		DCRCDATA<31:0>															
1050	DCRCXOR	31:16	DCRCXOR<31:0>											0000					
1050	DCKCXOK	15:0 BENEAUKS1.05											0000						

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.



DS60001320D-page	
203	

"						. (00					Bits								
Virtual Address (BF8E_#)	Register Name	Bit Range												All Resets					
3170	USB E7CSR0	31:16 15:0							Inde	exed by the s	same bits in U	SBIE7CSR0							0000
3174	USB E7CSR1	31:16 15:0							Inde	exed by the s	same bits in U	SBIE7CSR1							0000
3178	USB E7CSR2	31:16 15:0							Inde	exed by the s	same bits in U	SBIE7CSR2							0000
317C	USB E7CSR3	31:16 15:0		Indexed by the same bits in USBIE7CSR3 0000 0000															
3200	USB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3200	DMAINT	15:0	-	1	_		_	_	_	_	DMA8IF	DMA7IF	DMA6IF	DMA5IF	DMA4IF	DMA3IF	DMA2IF	DMA1IF	0000
3204	USB	31:16	_	-	_	-	_	_	_	_	_	-	_	_	_	_	_	_	0000
3204	DMA1C	15:0	_	_	_	_	_	DMABRS	STM<1:0>	DMAERR		DMA	EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000
3208	USB	31:16								DMA	ADDR<31:16	>							0000
3206	DMA1A	15:0								DMA	AADDR<15:0:	•							0000
320C	USB	31:16								DMAG	COUNT<31:10	6>							0000
3200	DMA1N	15:0								DMA	COUNT<15:0	>							0000
3214	USB	31:16	-	1	_	ı		1	1		1	1	1	_	-	_	_	-	0000
3214	DMA2C	15:0	_	1	_		_	DMABRS	STM<1:0>	DMAERR		DMA	EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000
3218	USB	31:16								DMA	ADDR<31:16	>							0000
3210	DMA2A	15:0								DMA	AADDR<15:0:	•							0000
321C	USB	31:16								DMA	COUNT<31:10	5>							0000
0210	DMA2N	15:0								DMA	COUNT<15:0	>							0000
3224	USB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OZZ .	DMA3C	15:0	_	-	_	_	_	DMABRS	STM<1:0>	DMAERR			EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	
3228	USB	31:16									ADDR<31:16								0000
	DMA3A	15:0									AADDR<15:0:								0000
322C	USB	31:16									COUNT<31:10								0000
	DMA3N	15:0								DMA	COUNT<15:0	>							0000
3234	USB	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_		0000
	DMA4C	15:0	_	_	_	_	_	DMABRS	STM<1:0>	DMAERR			EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000
3238	USB	31:16									ADDR<31:16								0000
	DMA4A	15:0	DMAADDR<15:0> 0000																
323C	USB	31:16	DMACOUNT<31:16> 0000																
	DMA4N	15:0								DMA	COUNT<15:0	>							0000
3244	USB	31:16	_	-		_	_				_			_					0000
	DMA5C	15:0	_	_	_	_	_		STM<1:0>	DMAERR		DMA	EP<3:0>		DMAIE	DMAMODE	DMADIR	DMAEN	0000

Legend: Note x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

1: 2: 3: 4: Device mode.

- Host mode.
- Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
 Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)

- 1 = An OUT packet cannot be loaded into the RX FIFO.
- 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

bit 17 FIFOFULL: FIFO Full Status bit

- 1 = No more packets can be loaded into the RX FIFO
- 0 = The RX FIFO has at least one free space

bit 16 RXPKTRDY: Data Packet Reception Status bit

- 1 = A data packet has been received. An interrupt is generated.
- 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.

bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

TABLE 12-12: PORTE REGISTER MAP FOR 64-PIN DEVICES ONLY

ess		Bits																	
Virtual Address (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	ANSELE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00	/ 110222	15:0		_			_				ANSE7	ANSE6	ANSE5	ANSE4		_		_	00F0
0410	TRISE	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0	_				_	_			TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	00FF
0420	PORTE	31:16					_		_		_	_	_	_	_		_		0000
		15:0	_	_	_	_	_	_	_		RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
0430	LATE	31:16	_	_			_	_			_	_	_	_	_	_	_	_	0000
		15:0	_	_			_	_			LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
0440	ODCE	31:16	_	_	_	_	_	_	_		_								0000
		15:0	_	_	_	_	_	_	_		ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
0450	CNPUE	31:16	_		_	_	_	_	_										0000
		15:0	_		_	_	_	_	_		CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000
0460	CNPDE	31:16	_		_	_	_	_	_										0000
		15:0	_		_	_	_	_	_		CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	0000
0.470	ONIOONE	31:16	_		_	_		_	_		_	_	_	_	_	_	_	_	0000
0470	CNCONE	15:0	ON	-	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0480	CNENE	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
0.00	ONLINE	15:0	_	_	_	_	_	_	_	_	CNENE7	CNENE6	CNENE5	CNENE4	CNENE3	CNENE2	CNENE1	CNENE0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0490	CNSTATE	15:0	_	_	_	_	_	_	_	_	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	0000
0440	CNINIEE	31:16	_	_	_	_	_	-	-		_	_	_	_	_	_	_	_	0000
04A0	CNNEE	15:0	_		_	_	_	_	-	_	CNNEE7	CNNEE6	CNNEE5	CNNEE4	CNNEE3	CNNEE2	CNNEE1	CNNEE0	0000
0.400	ONEE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
04B0	CNFE	15:0	_		_	_	_	_	_	_	CNFE7	CNFE6	CNFE5	CNFE4	CNFE3	CNFE2	CNFE1	CNFE0	0000
0400	CDCONOF	31:16	_		_	_	_	_	_	_	_		_	-	_	_	_	_	0000
0400	SRCON0E	15:0	_	I	1	I	_	_	_	_	_	I	_	1	SR0E3	SR0E2	SR0E1	SR0E0	0000
0400	CDCONAT	31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	0000
0400	SRCON1E	15:0	_	I	_	_	_	_	_	_	_		_	I	SR1E3	SR1E2	SR1E1	SR1E0	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

18.0 OUTPUT COMPARE

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 16. "Output Compare"** (DS60001111) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The Output Compare module is used to generate a single pulse or a train of pulses in response to selected time base events.

For all modes of operation, the Output Compare module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the Output Compare module generates an event based on the selected mode of operation.

The following are key features of the Output Compare module:

- Multiple Output Compare modules in a device
- Programmable interrupt generation on compare event
- Single and Dual Compare modes
- Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base
- ADC event trigger

FIGURE 18-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- Note 1: Where 'x' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 9.
 - 2: The OCFA pin controls the OC1, OC3, and OC7-OC9 channels. The OCFB pin controls the OC4-OC6 channels.
 - 3: Refer to Table 18-1 for Timerx and Timery selections.
 - 4: The ADC event trigger is only available on OC1, OC3, and OC 5.

REGISTER 19-1: SPIXCON: SPI CONTROL REGISTER (CONTINUED)

- bit 17 SPIFE: Frame Sync Pulse Edge Select bit (Framed SPI mode only)
 - 1 = Frame synchronization pulse coincides with the first bit clock
 - 0 = Frame synchronization pulse precedes the first bit clock
- bit 16 **ENHBUF:** Enhanced Buffer Enable bit⁽¹⁾
 - 1 = Enhanced Buffer mode is enabled
 - 0 = Enhanced Buffer mode is disabled
- bit 15 **ON:** SPI/I²S Module On bit
 - $1 = SPI/I^2S$ module is enabled
 - 0 = SPI/I²S module is disabled
- bit 14 Unimplemented: Read as '0'
- bit 13 SIDL: Stop in Idle Mode bit
 - 1 = Discontinue operation when CPU enters in Idle mode
 - 0 = Continue operation in Idle mode
- bit 12 **DISSDO:** Disable SDOx pin bit⁽⁴⁾
 - 1 = SDOx pin is not used by the module. Pin is controlled by associated PORT register
 - 0 = SDOx pin is controlled by the module
- bit 11-10 MODE<32,16>: 32/16-Bit Communication Select bits

When AUDEN = 1:

MODE32	MODE16	Communication
1	1	24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
1	0	32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame
0	1	16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame
0	0	16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame

When AUDEN = 0:

MODE32	MODE16	Communication
1	x	32-bit
0	1	16-bit
0	0	8-bit

bit 9 SMP: SPI Data Input Sample Phase bit

Master mode (MSTEN = 1):

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

Slave mode (MSTEN = 0):

SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.

- bit 8 **CKE**: SPI Clock Edge Select bit⁽²⁾
 - 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)
 - 0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
- bit 7 SSEN: Slave Select Enable (Slave mode) bit
 - $1 = \overline{SSx}$ pin is used for Slave mode
 - $0 = \overline{SSx}$ pin is not used for Slave mode, pin is controlled by the port function.
- bit 6 **CKP:** Clock Polarity Select bit⁽³⁾
 - 1 = Idle state for clock is a high level; active state is a low level
 - 0 = Idle state for clock is a low level; active state is a high level
- **Note 1:** This bit can only be written when the ON bit = 0. Refer to **Section 37.0 "Electrical Characteristics"** for maximum clock frequency requirements.
 - 2: This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
 - 3: When AUDEN = 1, the SPI/I²S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
 - 4: This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see Section 12.4 "Peripheral Pin Select (PPS)" for more information).

REGISTER 20-1: SQI1XCON1: SQI XIP CONTROL REGISTER 1

Bit Range	Bit 31/23/15/7			Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	_	_	_	_	_	_	-		
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	DUN	MMYBYTES<	<2:0>	Al	DDRBYTES<2:	0>	READOPO	CODE<7:6>		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8			READOF	PCODE<5:0>			TYPEDATA<1:0>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	TYPEDUN	MMY<1:0>	TYPEMO	DE<1:0>	TYPEADI	DR<1:0>	TYPECMD<1:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-21 **DUMMYBYTES<2:0>:** Transmit Dummy Bytes bits

111 = Transmit seven dummy bytes after the address bytes

•

011 = Transmit three dummy bytes after the address bytes

010 = Transmit two dummy bytes after the address bytes

001 = Transmit one dummy bytes after the address bytes

000 = Transmit zero dummy bytes after the address bytes

bit 20-18 ADDRBYTES<2:0>: Address Cycle bits

111 = Reserved

:

101 = Reserved

100 = Four address bytes

011 = Three address bytes

010 = Two address bytes

001 = One address bytes

000 = Zero address bytes

bit 17-10 READOPCODE<7:0>: Op code Value for Read Operation bits

These bits contain the 8-bit op code value for read operation.

bit 9-8 TYPEDATA<1:0>: SQI Type Data Enable bits

The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane.

11 = Reserved

10 = Quad Lane mode data is enabled

01 = Dual Lane mode data is enabled

00 = Single Lane mode data is enabled

bit 7-6 TYPEDUMMY<1:0>: SQI Type Dummy Enable bits

The boot controller will send the dummy in Single Lane, Dual Lane, or Quad Lane.

11 = Reserved

10 = Quad Lane mode dummy is enabled

01 = Dual Lane mode dummy is enabled

00 = Single Lane mode dummy is enabled

REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_		_	_	_	_	1
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_		_	_	_	_	-
	U-0	U-0	U-0	U-0	R/W-0, HS	R/W-0, HS	R/W-0, HS	R/W-0, HS
15:8	_	_		-	DMA EIF	PKT COMPIF	BD DONEIF	CON THRIF
	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS	R/W-1, HS	R/W-0, HS	R/W-1, HS
7:0	CON EMPTYIF	CON FULLIF	RXTHRIF ⁽¹⁾	RXFULLIF	RX EMPTYIF	TXTHRIF	TXFULLIF	TX EMPTYIF

Legend: HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 DMAEIF: DMA Bus Error Interrupt Flag bit

1 = DMA bus error has occurred

0 = DMA bus error has not occurred

bit 10 PKTCOMPIF: DMA Buffer Descriptor Processor Packet Completion Interrupt Flag bit

1 = DMA BD packet is complete0 = DMA BD packet is in progress

bit 9 BDDONEIF: DMA Buffer Descriptor Done Interrupt Flag bit

1 = DMA BD process is done

0 = DMA BD process is in progress

bit 8 **CONTHRIF:** Control Buffer Threshold Interrupt Flag bit

1 = The control buffer has more than THRES words of space available

0 = The control buffer has less than THRES words of space available

bit 7 **CONEMPTYIF:** Control Buffer Empty Interrupt Flag bit

1 = Control buffer is empty

0 = Control buffer is not empty

bit 6 CONFULLIF: Control Buffer Full Interrupt Flag bit

1 = Control buffer is full

0 = Control buffer is not full

bit 5 **RXTHRIF:** Receive Buffer Threshold Interrupt Flag bit⁽¹⁾

1 = Receive buffer has more than RXINTTHR words of space available

0 = Receive buffer has less than RXINTTHR words of space available

bit 4 RXFULLIF: Receive Buffer Full Interrupt Flag bit

1 = Receive buffer is full

0 = Receive buffer is not full

bit 3 RXEMPTYIF: Receive Buffer Empty Interrupt Flag bit

1 = Receive buffer is empty

0 = Receive buffer is not empty

Note 1: In Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

REGISTER 20-14: SQI1BDCON: SQI BUFFER DESCRIPTOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	_	-	_			-
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_	_	START	POLLEN	DMAEN

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

bit 2 START: Buffer Descriptor Processor Start bit

1 = Start the buffer descriptor processor0 = Disable the buffer descriptor processor

bit 1 POLLEN: Buffer Descriptor Poll Enable bit

1 = BDP poll is enabled

0 = BDP poll is not enabled

bit 0 **DMAEN:** DMA Enable bit

1 = DMA is enabled

0 = DMA is disabled

REGISTER 20-15: SQI1BDCURADD: SQI BUFFER DESCRIPTOR CURRENT ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
31:24				BDCURRADI	DR<31:24>					
22.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
23:16				BDCURRADI	OR<23:16>					
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15:8	BDCURRADDR<15:8>									
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
7:0				BDCURRAD	DDR<7:0>					

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 BDCURRADDR<31:0>: Current Buffer Descriptor Address bits

These bits contain the address of the current descriptor being processed by the Buffer Descriptor Processor.

FIGURE 28-1: ADC BLOCK DIAGRAM SYSCLK REFOLKS AN0 AVDD AVss VRFF+ VREE-AN45 🖾 01 ADCSEL<1:0> \boxtimes N/C \boxtimes 10 N/C ⊠ Tclk SH0ALT<1:0> CONCLKDIV<5:0> (ADCTRGMODE<17:16>) VREFSEL<2:0> AN5 VREFH VREFL TAD0-TAD4 ADCDIV<6:0> VREFL Τq (ADCxTIME<22:16>) DIFF0<1> (ADCIMCON1<1>) ADC0 T_AD₇ ADCDIV<6:0> (ADCCON2<6:0>) AN4 ⊠ AN49 🗵 N/C 10 N/C ⊠ SH4ALT<1:0> (ADCTRGMODE<25:24>) AN9 ADC4 VREFL DIFF4<1> (ADCIMCON1<1>) -⊠ AN5 -⊠ AN41 IVREF (AN43) - X AN42 IVTEMP (AN44) ADC7 CVD Capacitor AN10 ⊠-VREFL DIFFx<1> x = 5 to 44(ADCIMCONy<z>) v = 1 to 3.z = 1 to 31 (Odd numbers)ADCDATA0 FIFO ADCDATA44 Data Digital Filter SYSTEM BUS Interrupt/Event Digital Comparator Triggers, Turbo Channel, Scan Control Logic Capacitive Voltage Interrupt/Event Divider (CVD) Trigger Interrupt

Status and Control Registers

REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	_	_	-	1		_	_		
23:16	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0		
23.10	_	WAKFIL	_	_	-	SEG	S2PH<2:0> ⁽¹	,4)		
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	SEG2PHTS ⁽¹⁾	SAM ⁽²⁾	(SEG1PH<2:0>			PRSEG<2:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0	SJW<1:0> ⁽³⁾			BRP<5:0>						

Legend: HC = Hardware Clear S = Settable bit

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-23 Unimplemented: Read as '0'

bit 22 WAKFIL: CAN Bus Line Filter Enable bit

1 = Use CAN bus line filter for wake-up

0 = CAN bus line filter is not used for wake-up

bit 21-19 Unimplemented: Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits^(1,4)

111 = Length is 8 x TQ

•

•

•

000 = Length is 1 x TQ

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit⁽¹⁾

1 = Freely programmable

0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 SAM: Sample of the CAN Bus Line bit (2)

1 = Bus line is sampled three times at the sample point

0 = Bus line is sampled once at the sample point

bit 13-11 SEG1PH<2:0>: Phase Buffer Segment 1 bits(4)

111 = Length is 8 x TQ

•

•

•

 $000 = \text{Length is } 1 \times \text{TQ}$

Note 1: SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.

2: 3 Time bit sampling is not allowed for BRP < 2.

3: $SJW \leq SEG2PH$.

4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGISTER 30-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
15:8	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
15.6	_	_	CWINDOW<5:0>					
7:0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
7.0	_	_	_	_		RETX<	<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 CWINDOW<5:0>: Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers).

8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 31-2: CMSTAT: COMPARATOR STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	1	-	-	_	_	_	_
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	1	1	1	1	1	1	-	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	-	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7:0	1	-	-	1	_	-	C2OUT	C1OUT

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-2 Unimplemented: Read as '0'

bit 1 C2OUT: Comparator Output bit

1 = Output of Comparator 2 is a '1'

0 = Output of Comparator 2 is a '0'

bit 0 C10UT: Comparator Output bit

1 = Output of Comparator 1 is a '1' 0 = Output of Comparator 1 is a '0'

REGISTER 34-3: DEVCFG0/ADEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

- bit 10 FSLEEP: Flash Sleep Mode bit
 - 1 = Flash is powered down when the device is in Sleep mode
 - 0 = Flash remains powered when the device is in Sleep mode
- bit 9-8 **FECCCON<1:0>:** Dynamic Flash ECC Configuration bits

Upon a device Reset, the value of these bits is copied to the ECCCON<1:0> bits (CFGCON<5:4>).

- 11 = ECC and dynamic ECC are disabled (ECCCON<1:0> bits are writable)
- 10 = ECC and dynamic ECC are disabled (ECCCON<1:0> bits are locked)
- 01 = Dynamic Flash ECC is enabled (ECCCON<1:0> bits are locked)
- 00 = Flash ECC is enabled (ECCCON<1:0> bits are locked; disables word Flash writes)
- bit 7 **Reserved:** Write as '1'
- bit 6 BOOTISA: Boot ISA Selection bit
 - 1 = Boot code and Exception code is MIPS32[®]
 (ISAONEXC bit is set to '0' and the ISA<1:0> bits are set to '10' in the CP0 Config3 register)
 - 0 = Boot code and Exception code is microMIPS[™] (ISAONEXC bit is set to '1' and the ISA<1:0> bits are set to '11' in the CP0 Config3 register)
- bit 5 TRCEN: Trace Enable bit
 - 1 = Trace features in the CPU are enabled
 - 0 = Trace features in the CPU are disabled
- bit 4-3 ICESEL<1:0>: In-Circuit Emulator/Debugger Communication Channel Select bits
 - 11 = PGEC1/PGED1 pair is used
 - 10 = PGEC2/PGED2 pair is used
 - 01 = Reserved
 - 00 = Reserved
- bit 2 **JTAGEN:** JTAG Enable bit⁽¹⁾
 - 1 = JTAG is enabled
 - 0 = JTAG is disabled
- bit 1-0 **DEBUG<1:0>:** Background Debugger Enable bits (forced to '11' if code-protect is enabled)
 - 1x = Debugger is disabled
 - 0x = Debugger is enabled
- Note 1: This bit sets the value of the JTAGEN bit in the CFGCON register.

TABLE 37-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS (CONTINUED)

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended					
Param.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions ⁽¹⁾		
		Output High Voltage I/O Pins:	1.5	_	_	V	$IOH \ge -14 \text{ mA}, \text{ VDD} = 3.3 \text{V}$		
		4x Source Driver Pins -	2.0	_	_	V	IOH \geq -12 mA, VDD = 3.3V		
	RA3, RA9, RA10, RA14, RA15 RB0-RB2, RB4, RB6-RB7, RB11, RB13 RC12-RC15 RD0, RD6-RD7, RD11, RD14 RE8, RE9 RF2, RF3, RF8 RG15 RH0, RH1, RH4-RH6, RH8-RH13 RJ0-RJ2, RJ8, RJ9, RJ11		3.0		_	V	IOH \geq -7 mA, VDD = 3.3V		
		Output High Voltage I/O Pins:		_	_	V	IOH \geq -22 mA, VDD = 3.3V		
		8x Source Driver Pins -	2.0	_	_	V	IOH ≥ -18 mA, VDD = 3.3V		
DO20a	Von1		3.0		_	V	IOH ≥ -10 mA, VDD = 3.3V		
		Output High Voltage	1.5	_	_	V	IOH \geq -32 mA, VDD = 3.3V		
		I/O Pins: 12x Source Driver Pins -	2.0	_	_	V	IOH ≥ -25 mA, VDD = 3.3V		
RA6, RA7 RE0-RE3 RF1 RG12-RG14		RE0-RE3 RF1	3.0	_	_	V	IOH ≥ -14 mA, VDD = 3.3V		

Note 1: Parameters are characterized, but not tested.

TABLE 37-14: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions (see Note 3): 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended				
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments
D300	VIOFF	Input Offset Voltage		±10	_	mV	AVDD = VDD, AVSS = VSS
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max VICM = (VDD - 1)V (Note 2, 4)
D303	TRESP	Response Time	_	150	_	ns	AVDD = VDD, AVSS = VSS (Notes 1, 2)
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)
D305	IVREF	Internal Voltage Reference	1.194	1.2	1.206	V	_

- Note 1: Response time measured with one comparator input at (VDD 1.5)/2, while the other input transitions from Vss to VDD.
 - **2:** These parameters are characterized but not tested.
 - **3:** The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.
 - 4: CMRR measurement characterized with a 1 $M\Omega$ resistor in parallel with a 25 pF capacitor to Vss.

TABLE 37-15: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHA	RACTERI	STICS	Standard Operating Conditions (see Note 3): 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended					
Param. No.	Symbol	Characteristics	Min. Typ. Max. Units Comments				Comments	
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time	_		10	μs	See Note 1	
D313	DACREFH		AVss		AVDD	V	CVRSRC with CVRSS = 0	
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1	
D314	DVREF	CVREF Programmable Output Range	0	_	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size	
			0.25 x DACREFH	_	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size	
D315	DACRES	Resolution	_	_	DACREFH/24		CVRCON <cvrr> = 1</cvrr>	
			_	_	DACREFH/32		CVRCON <cvrr> = 0</cvrr>	
D316	DACACC	Absolute Accuracy ⁽²⁾	_		1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>	
			_	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>	

Note 1: Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

^{2:} These parameters are characterized but not tested.

TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
37.0 "Electrical Characteristics"	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6).
	The DC Characteristics: Idle Current (IIDLE) and Note 4 were updated (see Table 37-7).
	Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8).
	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16).
	The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21).
	Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31).
	The Temperature Sensor Specifications were updated (see Table 37-41).
38.0 "Extended Temperature Electrical Characteristics"	New chapter for Extended Temperature devices was added.
39.0 "AC and DC Characteristics Graphs"	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).
40.0 "Packaging Information"	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF"	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).