

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg124t-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.9 Designing for High-Speed Peripherals

The PIC32MZ EF family devices have peripherals that operate at frequencies much higher than typical for an embedded environment. Table 2-1 lists the peripherals that produce high-speed signals on their external pins:

TABLE 2-1: PERIPHERALS THAT
PRODUCE HS SIGNALS ON
EXTERNAL PINS

Peripheral	High-Speed Signal Pins	Maximum Speed on Signal Pin
EBI	EBIAx, EBIDx	50 MHz
SQI1	SQICLK, SQICSx, SQIDx	50 MHz
HS USB	D+, D-	480 MHz

Due to these high-speed signals, it is important to consider several factors when designing a product that uses these peripherals, as well as the PCB on which these components will be placed. Adhering to these recommendations will help achieve the following goals:

- Minimize the effects of electromagnetic interference to the proper operation of the product
- Ensure signals arrive at their intended destination at the same time
- Minimize crosstalk
- · Maintain signal integrity
- · Reduce system noise
- · Minimize ground bounce and power sag


2.9.1 SYSTEM DESIGN

2.9.1.1 Impedance Matching

When selecting parts to place on high-speed buses, particularly the SQI bus, if the impedance of the peripheral device does not match the impedance of the pins on the PIC32MZ EF device to which it is connected, signal reflections could result, thereby degrading the quality of the signal.

If it is not possible to select a product that matches impedance, place a series resistor at the load to create the matching impedance. See Figure 2-4 for an example.

FIGURE 2-4: SERIES RESISTOR



2.9.1.2 PCB Layout Recommendations

The following list contains recommendations that will help ensure the PCB layout will promote the goals previously listed.

• Component Placement

- Place bypass capacitors as close to their component power and ground pins as possible, and place them on the same side of the PCB
- Devices on the same bus that have larger setup times should be placed closer to the PIC32MZ EF device

Power and Ground

- Multi-layer PCBs will allow separate power and ground planes
- Each ground pin should be connected to the ground plane individually
- Place bypass capacitor vias as close to the pad as possible (preferably inside the pad)
- If power and ground planes are not used, maximize width for power and ground traces
- Use low-ESR, surface-mount bypass capacitors

. Clocks and Oscillators

- Place crystals as close as possible to the PIC32MZ EF device OSC/SOSC pins
- Do not route high-speed signals near the clock or oscillator
- Avoid via usage and branches in clock lines (SQICLK)
- Place termination resistors at the end of clock lines

Traces

- Higher-priority signals should have the shortest traces
- Match trace lengths for parallel buses (EBIAx, EBIDx, SQIDx)
- Avoid long run lengths on parallel traces to reduce coupling
- Make the clock traces as straight as possible
- Use rounded turns rather than right-angle turns
- Have traces on different layers intersect on right angles to minimize crosstalk
- Maximize the distance between traces, preferably no less than three times the trace width
- Power traces should be as short and as wide as possible
- High-speed traces should be placed close to the ground plane

TABLE 4-17: SYSTEM BUS TARGET 9 REGISTER MAP

SSe		_	Bits g																
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A420	SBT9ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
A420	361922061	15:0				INIT	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
A424	SBT9ELOG2	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
A424	3B19LLOG2	15:0	_	_	_	_	_	_		_	_	_	_	_	_	_	GROU	P<1:0>	0000
A428	SBT9ECON	31:16	_	_	_	_	_	_	_	ERRP		_	_	_	_	_	_	_	0000
A420	SBTSECON	15:0	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
A430	SBT9ECLRS	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
A430	OBTOLINO	15:0	_	_	_	_	_	_	_	_		_	_	_	_	_	_	CLEAR	0000
A438	SBT9ECLRM	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
A430	ODTOLINI	15:0	_	_	_	_	_	_	_	_		_	_	_	_	_	_	CLEAR	0000
A440	SBT9REG0	31:16								BAS	SE<21:6>								xxxx
7440	3B19KE00	15:0			BA	ASE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
A450	SBT9RD0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
A430	3619100	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A458	SBT9WR0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
71400	OBTOWNO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A460	SBT9REG1	31:16								BAS	SE<21:6>								xxxx
71400	OBTOREOT	15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>		_	_	_	xxxx
A470	SBT9RD1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
7,470	3513101	15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A478	SBT9WR1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
71470	SBISWICI	15:0	_	_	_	_	_	_	_	_		_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

ess										Bit	S								"
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
15B0	DCH7ECON	31:16	_	_	_	1		_	_	1				CHAIR	Q<7:0>				00FF
1300	DCITECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	1	1	FF00
1500	DCH7INT	31:16		_	_	-		_	_	-	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
1300	DCITTINI	15:0	_	_	_	1	-	_	_	1	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
15D0	DCH7SSA	31:16								CHSSA	21.0								0000
1300	DCITIOSA	15:0								CHOOA	31.0>								0000
1550	DCH7DSA	31:16								CHDSA	√21·∩ >								0000
1320	DOMINDOA	15:0								CHDOA	31.02								0000
15E0	DCH7SSIZ	31:16	_	_	_	1	_	_	_	1	1	_	1	_	_	_	1	-	0000
131 0	DOITION	15:0								CHSSIZ	<15:0>								0000
1600	DCH7DSIZ	31:16	_	_	_	1	_	_	_	1	1	_	1	_	_	_	1	-	0000
1000	DOITIDOIZ	15:0								CHDSIZ	<15:0>								0000
1610	DCH7SPTR	31:16	_	_	_	1	_	_	_	1	1	_	1	_	_	_	1	-	0000
1010	DOITION TIX	15:0								CHSPTR	<15:0>								0000
1620	DCH7DPTR	31:16	_	_	_	1	_	_	_	1	1	_	1	_	_	_	1	-	0000
1020	DOITED TR	15:0								CHDPTR	<15:0>								0000
1630	DCH7CSIZ	31:16	_	_	_	1	_	_	_	1	1	_	1	_	_	_	1	-	0000
1030	DCIT/CSIZ	15:0								CHCSIZ	<15:0>								0000
1640	DCH7CPTR	31:16	_	_		1	1	_	_	I	I	_	I		_	_	I	1	0000
1040	DOMOGRA	15:0								CHCPTR	<15:0>								0000
1650	DCH7DAT	31:16	_	_	_	1	-	_	_	1	1	_	1	_	_	_	1	1	0000
1030	DOITDAI	15:0								CHPDAT	<15:0>		·	·	·		·		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 11-3: USBCSR2: USB CONTROL STATUS REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0
31:24	VBUSERRIE	SESSRQIE	DISCONIE	CONNIE	SOFIE	RESETIE	RESUMEIE	SUSPIE
22.46	R-0, HS	R-0, HS	R-0, HS					
23:16	VBUSERRIF	SESSRQIF	DISCONIF	CONNIF	SOFIF	RESETIF	RESUMEIF	SUSPIF
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
7:0	EP7RXIE	EP6RXIE	EP5RXIE	EP4RXIE	EP3RXIE	EP2RXIE	EP1RXIE	_

Legend: HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 VBUSERRIE: VBUS Error Interrupt Enable bit

1 = VBUS error interrupt is enabled

0 = VBUS error interrupt is disabled

bit 30 SESSRQIE: Session Request Interrupt Enable bit

1 = Session request interrupt is enabled

0 = Session request interrupt is disabled

bit 29 DISCONIE: Device Disconnect Interrupt Enable bit

1 = Device disconnect interrupt is enabled

0 = Device disconnect interrupt is disabled

bit 28 CONNIE: Device Connection Interrupt Enable bit

1 = Device connection interrupt is enabled

0 = Device connection interrupt is disabled

bit 27 SOFIE: Start of Frame Interrupt Enable bit

1 = Start of Frame event interrupt is enabled

0 = Start of Frame event interrupt is disabled

bit 26 RESETIE: Reset/Babble Interrupt Enable bit

1 = Interrupt when reset (Device mode) or Babble (Host mode) is enabled

0 = Reset/Babble interrupt is disabled

bit 25 RESUMEIE: Resume Interrupt Enable bit

1 = Resume signaling interrupt is enabled

0 = Resume signaling interrupt is disabled

bit 24 SUSPIE: Suspend Interrupt Enable bit

1 = Suspend signaling interrupt is enabled

0 = Suspend signaling interrupt is disabled

bit 23 VBUSERRIF: VBUS Error Interrupt bit

1 = VBUS has dropped below the VBUS valid threshold during a session

0 = No interrupt

bit 22 SESSRQIF: Session Request Interrupt bit

1 = Session request signaling has been detected

0 = No session request detected

bit 21 DISCONIF: Device Disconnect Interrupt bit

1 = In *Host mode*, indicates when a device disconnect is detected. In *Device mode*, indicates when a session ends.

0 = No device disconnect detected

bit 20 **CONNIF:** Device Connection Interrupt bit

1 = In Host mode, indicates when a device connection is detected

0 = No device connection detected

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 19-16 TXFIFOSZ<3:0>: TX Endpoint FIFO packet size bits

The maximum packet size to allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission)

1111 = Reserved

- •
- •
- •
- 1010 = Reserved
- 1001 = 4096 bytes
- 1000 = 2048 bytes
- 0111 = 1024 bytes
- 0110 = 512 bytes
- 0110 = 312 bytes 0101 = 256 bytes
- 0100 = 128 bytes
- 0011 = 64 bytes
- 0010 = 32 bytes
- 0001 = 16 bytes
- 0000 = 8 bytes
- bit 15-10 Unimplemented: Read as '0'
- bit 9 **TXEDMA:** TX Endpoint DMA Assertion Control bit
 - 1 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.
 - 0 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.
- bit 8 RXEDMA: RX Endpoint DMA Assertion Control bit
 - 1 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.
 - 0 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.
- bit 7 BDEV: USB Device Type bit
 - 1 = USB is operating as a 'B' device
 - 0 = USB is operating as an 'A' device
- bit 6 FSDEV: Full-Speed/Hi-Speed device detection bit (Host mode)
 - 1 = A Full-Speed or Hi-Speed device has been detected being connected to the port
 - 0 = No Full-Speed or Hi-Speed device detected
- bit 5 LSDEV: Low-Speed Device Detection bit (*Host mode*)
 - 1 = A Low-Speed device has been detected being connected to the port
 - 0 = No Low-Speed device detected
- bit 4-3 VBUS<1:0>: VBUS Level Detection bits
 - 11 = Above VBUS Valid
 - 10 = Above AValid, below VBUS Valid
 - 01 = Above Session End, below AValid
 - 00 = Below Session End
- bit 2 **HOSTMODE:** Host Mode bit
 - 1 = USB module is acting as a Host
 - 0 = USB module is not acting as a Host
- bit 1 HOSTREQ: Host Request Control bit
 - 'B' device only:
 - 1 = USB module initiates the Host Negotiation when Suspend mode is entered. This bit is cleared when Host Negotiation is completed.
 - 0 = Host Negotiation is not taking place

REGISTER 11-19: USBEXRXA: USB ENDPOINT 'x' RECEIVE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24	1			R	XHUBPRT<6:0	>		
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	MULTTRAN			R	XHUBADD<6:0)>		
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	-		_	_	_	_	_	_
7.0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_			F	RXFADDR<6:0:	>		

Legend:HC = Hardware ClearedHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31 Unimplemented: Read as '0'

bit 30-24 RXHUBPRT<6:0>: RX Hub Port bits (Host mode)

When a Low-Speed or Full-Speed device is connected to this endpoint via a Hi-Speed USB 2.0 hub, this field records the port number of that USB 2.0 hub.

bit 23 MULTTRAN: RX Hub Multiple Translators bit (Host mode)

1 = The USB 2.0 hub has multiple transaction translators

0 = The USB 2.0 hub has a single transaction translator

bit 22-16 **TXHUBADD<6:0>:** RX Hub Address bits (*Host mode*)

When a Low-Speed or Full-Speed device is connected to this endpoint via a Hi-Speed USB 2.0 hub, these bits record the address of the USB 2.0 hub.

bit 15-7 Unimplemented: Read as '0'

bit 6-0 **RXFADDR<6:0>:** RX Functional Address bits (*Host mode*)

Specifies the address for the target function that is be accessed through the associated endpoint. It needs to be defined for each RX endpoint that is used.

TABLE 12-3: OUTPUT PIN SELECTION (CONTINUED)

RPn Port Pin	RPnR SFR	RPnR bits	RPnR Value to Peripheral Selection
RPD1	RPD1R	RPD1R<3:0>	0000 = No Connect
RPG9	RPG9R	RPG9R<3:0>	0001 = U1RTS
RPB14	RPB14R	RPB14R<3:0>	0010 = <u>U2TX</u> 0011 = <u>U5RTS</u>
RPD0	RPD0R	RPD0R<3:0>	0100 = U6TX
RPB6	RPB6R	RPB6R<3:0>	0101 = Reserved
RPD5	RPD5R	RPD5R<3:0>	0110 = SS2 0111 = Reserved
RPB2	RPB2R	RPB2R<3:0>	1000 = SDO4
RPF3	RPF3R	RPF3R<3:0>	1001 = Reserved
RPF13 ⁽¹⁾	RPF13R ⁽¹⁾	RPF13R<3:0> ⁽¹⁾	1010 = SDO6 ⁽¹⁾ 1011 = OC2
RPC2 ⁽¹⁾	RPC2R ⁽¹⁾	RPC2R<3:0>(1)	1100 = OC1
RPE8 ⁽¹⁾	RPE8R ⁽¹⁾	RPE8R<3:0> ⁽¹⁾	1101 = OC9
RPF2 ⁽¹⁾	RPF2R ⁽¹⁾	RPF2R<3:0> ⁽¹⁾	1110 = Reserved 1111 = C2TX ⁽³⁾

Note 1: This selection is not available on 64-pin devices.

^{2:} This selection is not available on 64-pin or 100-pin devices.

^{3:} This selection is not available on devices without a CAN module.

DS60001320D-page 263

TABLE 12-11: PORTE REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

ess										В	its								
Virtual Address (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	ANSELE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0400	ANOLLL	15:0	_	_	_		_	_	ANSE9	ANSE8	ANSE7	ANSE6	ANSE5	ANSE4	_	_	_	_	03F0
0410	TRISE	31:16	_	_	_		_	-	_	_	1	_	_	1	_	_	_	_	0000
0110	THIOL	15:0	_	_	_	_	_	-	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
0420	PORTE	31:16	_	_	_	_	_	-	_	_	-	_	_	1	_	_	_	_	0000
0.20		15:0	_	_	_	_	_	-	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
0430	LATE	31:16			_				_	_	_	_	_	_	_	_	_	_	0000
		15:0						_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX
0440	ODCE	31:16	_				_		_	_	_	_	_	_	_	_	_	_	0000
		15:0	_				_		ODCE9	ODCE8	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
0450	CNPUE	31:16	_	_	_	_	_												0000
		15:0		_	_	_	_		CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000
0460	CNPDE	31:16		_	_	_	_							_					0000
		15:0	_						CNPDE9	CNPDE8	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDE1	CNPDE0	0000
0.470	CNICONIE	31:16	_							_	_		_	_	_				0000
0470	CNCONE	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0480	CNENE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0 100	ONLINE	15:0	_	_	_	_	_		CNENE9	CNENE8	CNENE7	CNENE6	CNENE5	CNENE4	CNENE3	CNENE2	CNENE1	CNENE0	0000
		31:16	_	_	_	_	_	-	_	_	I	_	_	I	_	_	_	_	0000
0490	CNSTATE	15:0	_	-	1	1	_	1	CN STATE9	CN STATE8	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	0000
04A0	CNNEE	31:16	_	-	_	-	_	1	_	_	1	_	_	1	_	-	_	_	0000
04A0	CININEE	15:0	_	_	_		_		CNNEE9	CNNEE8	CNNEE7	CNNEE6	CNNEE5	CNNEE4	CNNEE3	CNNEE2	CNNEE1	CNNEE0	0000
04B0	CNFE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0400	CIVIL	15:0	_	_	_		_		CNFE9	CNFE8	CNFE7	CNFE6	CNFE5	CNFE4	CNFE3	CNFE2	CNFE1	CNFE0	0000
0400	SRCON0E	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0400	CINCOINOL	15:0		1	1	-	_		_	_	1	_	_	I	SR0E3	SR0E2	SR0E1	SR0E0	0000
0400	SRCON1E	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0400	CINCOIVIL	15:0	_	_	-	_	_	_	_	_	-	_	_	-	SR1E3	SR1E2	SR1E1	SR1E0	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

14.2 Timer2-Timer9 Control Registers

TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP

ess		•								Ві	ts								
Virtual Address (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	T2CON	31:16	_	_	_		_	_	_	_	ı	_	_		_	_		_	0000
0200	120011	15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0	>	T32	_	TCS	_	0000
0210	TMR2	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	_	0000
		15:0					ı			TMR2	<15:0>								0000
0220	PR2	31:16	_	_	_	_	_	_	_		_		_		_	_		_	0000
		15:0					1			PR2<	15:0>								FFFF
0400	T3CON	31:16	_		_		_				_		_	_			_		0000
		15:0	ON	_	SIDL	_	_	_	_		TGATE		TCKPS<2:0	>	_	_	TCS	_	0000
0410	TMR3	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0								TMR3	<15:0>								0000
0420	PR3	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0								PR3<	15:0>								FFFF
0600	T4CON	31:16	_				_							_					0000
		15:0	ON		SIDL		_				TGATE		TCKPS<2:0		T32		TCS		0000
0610	TMR4	31:16		_	_	_	_	_	_		-		_		_	_	_	_	0000
		15:0								TMR4	<15:0>								0000
0620	PR4	31:16	_	_	_	_	_	_	_		-	_	_		_	_	_	_	0000
		15:0								PR4<	15:0>								FFFF
0800	T5CON	31:16 15:0	ON	_	-	_	_	_					——————————————————————————————————————	_			— TOO	_	0000
		31:16	— ON		SIDL		_	_	_		TGATE		TCKPS<2:0:		_		TCS		0000
0810	TMR5	15:0	_	_	_	_	_	_	_	— TMR5-	-15:05		_	_	_	_	_	_	0000
		31:16	_	_	_	_	_	_	_	TIVIK 3			l –	_	_	_	_	_	0000
0820	PR5	15:0			_					PR5<	15:0>								FFFF
		31:16	_	_	_	_	_	_	_	-	13.0>			_	_	_	_	_	0000
0A00	T6CON	15:0	ON		SIDL	_	_	_	_		TGATE		TCKPS<2:0		T32	_	TCS	_	0000
		31:16	_		JIDL						TOATE			_	—		—		0000
0A10	TMR6	15:0								TMR6	-15·0>								0000
		31:16	_	_	_	_	_	_	_			_		_	_	_	_	_	0000
0A20	PR6	15:0								PR6<	15:0>								FFFF
		31:16	_	_	_	_	_	_	_	_			_	_	_	_	_	_	0000
0C00	T7CON	15:0	ON		SIDL						TGATE		TCKPS<2:0				TCS		0000
Logon	<u> </u>		own volue (- hovodooir			10111 0 2.02	-			100		3000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_						_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC		AMASK	<3:0> ⁽²⁾	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				ARPT<7:0	>(2)		•	•

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ALRMEN: Alarm Enable bit (1,2)

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 **CHIME:** Chime Enable bit⁽²⁾

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled - ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽²⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

- bit 12 ALRMSYNC: Alarm Sync bit
 - 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

 The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
 - 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover
- bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits⁽²⁾

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved

1011 = Reserved

11xx = Reserved

Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

Note: This register is reset only on a Power-on Reset (POR).

REGISTER 27-2: RNGCON: RANDOM NUMBER GENERATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	-	-	_	-	-	_	_
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	LOAD	TRNGMODE	CONT	PRNGEN	TRNGEN
7.0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0
7:0				PLEN	<7:0>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12 LOAD: Device Select bit

This bit is self-clearing and is used to load the seed from the TRNG (i.e., the random value) as a seed to

the PRNG.

bit 11 TRNGMODE: TRNG Mode Selection bit

1 = Use ring oscillators with bias corrector

0 = Use ring oscillators with XOR tree

Note: Enabling this bit will generate numbers with a more even distribution of randomness.

bit 10 **CONT:** PRNG Number Shift Enable bit

1 = The PRNG random number is shifted every cycle

0 = The PRNG random number is shifted when the previous value is removed

bit 9 **PRNGEN:** PRNG Operation Enable bit

1 = PRNG operation is enabled

0 = PRNG operation is not enabled

bit 8 TRNGEN: TRNG Operation Enable bit

1 = TRNG operation is enabled

0 = TRNG operation is not enabled

bit 7-0 PLEN<7:0>: PRNG Polynomial Length bits

These bits contain the length of the polynomial used for the PRNG.

REGISTER 28-14: ADCCMPENx: ADC DIGITAL COMPARATOR 'x' ENABLE REGISTER ('x' = 1 THROUGH 6)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0							
31:24	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾
22.40	R/W-0							
23:16	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16
15.0	R/W-0							
15:8	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8
7.0	R/W-0							
7:0	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 CMPE31:CMPE0: ADC Digital Comparator 'x' Enable bits(2,3)

These bits enable conversion results corresponding to the Analog Input to be processed by the Digital Comparator. CMPE0 enables AN0, CMPE1 enables AN1, and so on.

- Note 1: This bit is not available on 64-pin devices.
 - 2: CMPEx = ANx, where 'x' = 0-31 (Digital Comparator inputs are limited to AN0 through AN31).
 - 3: Changing the bits in this register while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable behavior.

REGISTER 30-28: EMAC1MAXF: ETHERNET CONTROLLER MAC MAXIMUM FRAME LENGTH REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_		_	_	_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_		_	_	_	_	_
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
15.6	MACMAXF<15:8> ⁽¹⁾							
7:0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0
7.0	MACMAXF<7:0>(1)							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MACMAXF<15:0>: Maximum Frame Length bits⁽¹⁾

These bits reset to 0x05EE, which represents a maximum receive frame of 1518 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter/longer maximum length restriction is desired, program this 16-bit field.

Note 1: If a proprietary header is allowed, this bit should be adjusted accordingly. For example, if 4-byte headers are prepended to frames, MACMAXF could be set to 1527 octets. This would allow the maximum VLAN tagged frame plus the 4-byte header.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 30-30: EMAC1TEST: ETHERNET CONTROLLER MAC TEST REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0						
31.24		_	_	_	_	_	_	_
23:16	U-0	U-0						
23:16		_	_	_	_	_	_	_
15:8	U-0	U-0						
13.6		_	_	_	_	-	_	_
7:0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7.0	_	_	_	_	_	TESTBP	TESTPAUSE ⁽¹⁾	SHRTQNTA ⁽¹⁾

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

bit 2 **TESTBP:** Test Backpressure bit

- 1 = The MAC will assert backpressure on the link. Backpressure causes preamble to be transmitted, raising carrier sense. A transmit packet from the system will be sent during backpressure.
- 0 = Normal operation
- bit 1 **TESTPAUSE**: Test PAUSE bit⁽¹⁾
 - 1 = The MAC Control sub-layer will inhibit transmissions, just as if a PAUSE Receive Control frame with a non-zero pause time parameter was received
 - 0 = Normal operation
- bit 0 SHRTQNTA: Shortcut PAUSE Quanta bit⁽¹⁾
 - 1 = The MAC reduces the effective PAUSE Quanta from 64 byte-times to 1 byte-time
 - 0 = Normal operation

Note 1: This bit is only used for testing purposes.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

REGISTER 30-37: EMAC1SA0: ETHERNET CONTROLLER MAC STATION ADDRESS 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_		_	_		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_		_	_		_	_
15:8	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
13.6	STNADDR6<7:0>							
7:0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
7.0	STNADDR5<7:0>							

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 STNADDR6<7:0>: Station Address Octet 6 bits

These bits hold the sixth transmitted octet of the station address.

bit 7-0 STNADDR5<7:0>: Station Address Octet 5 bits

These bits hold the fifth transmitted octet of the station address.

Note 1: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

37.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ EF electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MZ EF devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Specifications for Extended Temperature devices (-40°C to +125°C) that are different from the specifications in this section are provided in **38.0** "Extended Temperature Electrical Characteristics".

Absolute Maximum Ratings (See Note 1)

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 2.1V (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.1V (Note 3)	0.3V to +3.6V
Voltage on D+ or D- pin with respect to VUSB3V3	0.3V to (VUSB3V3 + 0.3V)
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Maximum current out of Vss pin(s)	200 mA
Maximum current into VDD pin(s) (Note 2)	200 mA
Maximum current sunk/sourced by any 4x I/O pin (Note 4)	15 mA
Maximum current sunk/sourced by any 8x I/O pin (Note 4)	25 mA
Maximum current sunk/sourced by any 12x I/O pin (Note 4)	33 mA
Maximum current sunk by all ports	150 mA
Maximum current sourced by all ports (Note 2)	150 mA

- **Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 37-2).
 - 3: See the pin name tables (Table 2 through Table 4) for the 5V tolerant pins.
 - **4:** Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the 4x, 8x, and 12x I/O pin lists.

37.1 DC Characteristics

TABLE 37-1: OPERATING MIPS VS. VOLTAGE

	V _{DD} Range	Temp. Range	Max. Frequency	
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices Comment	
DC5	2.1V-3.6V	-40°C to +85°C	200 MHz	_

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

TABLE 37-2: THERMAL OPERATING CONDITIONS


Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD - S IOH)	PD		PINT + PI/C)	W
I/O Pin Power Dissipation: PI/O = S (({VDD - VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(TJ – TA)/θJ	Α	W

TABLE 37-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θЈА	28	_	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θЈА	49	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θЈА	43	_	°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θЈА	40	_	°C/W	1
Package Thermal Resistance, 124-pin VTLA (9x9x0.9 mm)	θЈА	30	_	°C/W	1
Package Thermal Resistance, 144-pin TQFP (16x16x1 mm)	θЈА	42	_	°C/W	1
Package Thermal Resistance, 144-pin LQFP (20x20x1.4 mm)	θЈА	39	_	°C/W	1


Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

FIGURE 37-4: POWER-ON RESET TIMING CHARACTERISTICS



100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body 2.00 mm Footprint [TQFP]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	l N	IILLIMETER:	S	
Dimension	MIN	NOM	MAX	
Contact Pitch E		0.50 BSC		
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110B

A.2 Analog-to-Digital Converter (ADC)

The PIC32MZ EF family of devices has a new 12-bit High-Speed Successive Approximation Register (SAR) ADC module that replaces the 10-bit ADC module in PIC32MX5XX/6XX/7XX devices; therefore, the use of **Bold** type to show differences is *not* used in the following table. Note that not all register differences are described in this section; however, the key feature differences are listed in Table A-3.

TABLE A-3: ADC DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Clock Selection and Op	erating Frequency (TAD)
On PIC32MX devices, the ADC clock was derived from either the FRC or from the PBCLK.	On PIC32MZ EF devices, the three possible sources of the ADC clock are FRC, REFCLKO3, and SYSCLK.
ADRC (AD1CON3<15>) 1 = FRC clock 0 = Clock derived from Peripheral Bus Clock (PBCLK)	ADCSEL<1:0> (ADCCON3<31:30>) 11 = FRC 10 = REFCLKO3 01 = SYSCLK 00 = Reserved
On PIC32MX devices, if the ADC clock was derived from the PBCLK, that frequency was divided further down, with a maximum divisor of 512, and a minimum divisor of two.	On PIC32MZ EF devices, any ADC clock source can be divided down separately for each dedicated ADC and the shared ADC, with a maximum divisor of 254. The input clock can also be fed directly to the ADC.
ADCS<7:0> (AD1CON3<7:0>) 111111111 = 512 * TPB = TAD • 000000001 = 4 * TPB = TAD 000000000 = 2 * TPB = TAD	ADCDIV<6:0> (ADCTIMEx<22:16>) ADCDIV<6:0> (ADCCON2<6:0>) 1111111 = 254 * TQ = TAD • 0000011 = 6 * TQ = TAD 0000010 = 4 * TQ = TAD 0000001 = 2 * TQ = TAD 0000000 = TQ = TAD