

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg144-e-jwx

TABLE 3: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

100-PIN TQFP (TOP VIEW)

PIC32MZ0512EF(E/F/K)100 PIC32MZ1024EF(G/H/M)100 PIC32MZ1024EF(E/F/K)100 PIC32MZ2048EF(G/H/M)100

100

1

Pin #	Full Pin Name
71	EMDIO/AEMDIO/RPD0/RTCC/INT0/RD0
72	SOSCI/RPC13/RC13
73	SOSCO/RPC14/T1CK/RC14
74	VDD
75	Vss
76	RPD1/SCK1/RD1
77	EBID14/ETXEN/RPD2/PMD14/RD2
78	EBID15/ETXCLK/RPD3/PMD15/RD3
79	EBID12/ETXD2/RPD12/PMD12/RD12
80	EBID13/ETXD3/PMD13/RD13
81	SQICS0/RPD4/RD4
82	SQICS1/RPD5/RD5
83	VDD
84	Vss
85	EBID11/ETXD1/RPF0/PMD11/RF0

Pin#	Full Pin Name
86	EBID10/ETXD0/RPF1/PMD10/RF1
87	EBID9/ETXERR/RPG1/PMD9/RG1
88	EBID8/RPG0/PMD8/RG0
89	TRCLK/SQICLK/RA6
90	TRD3/SQID3/RA7
91	EBID0/PMD0/RE0
92	Vss
93	VDD
94	EBID1/PMD1/RE1
95	TRD2/SQID2/RG14
96	TRD1/SQID1/RG12
97	TRD0/SQID0/RG13
98	EBID2/PMD2/RE2
99	EBID3/RPE3/PMD3/RE3
100	EBID4/AN18/PMD4/RE4

Note 1:

- 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.4 "Peripheral Pin Select (PPS)" for restrictions.
- 2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.
- 3: Shaded pins are 5V tolerant.

TABLE 1-7: TIMER1 THROUGH TIMER9 AND RTCC PINOUT I/O DESCRIPTIONS

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
				Т	imer1 thr	ough Timer	9
T1CK	48	73	A49	106	I	ST	Timer1 External Clock Input
T2CK	PPS	PPS	PPS	PPS	I	ST	Timer2 External Clock Input
T3CK	PPS	PPS	PPS	PPS	I	ST	Timer3 External Clock Input
T4CK	PPS	PPS	PPS	PPS	I	ST	Timer4 External Clock Input
T5CK	PPS	PPS	PPS	PPS	I	ST	Timer5 External Clock Input
T6CK	PPS	PPS	PPS	PPS	I	ST	Timer6 External Clock Input
T7CK	PPS	PPS	PPS	PPS	I	ST	Timer7 External Clock Input
T8CK	PPS	PPS	PPS	PPS	I	ST	Timer8 External Clock Input
T9CK	PPS	PPS	PPS	PPS	I	ST	Timer9 External Clock Input
Real						ck and Cale	endar
RTCC	46	71	A48	104	0	_	Real-Time Clock Alarm/Seconds Output

egend: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output P = Power I = Input

PPS = Peripheral Pin Select

REGISTER 4-2: SBFLAG: SYSTEM BUS STATUS FLAG REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8	_	_	T13PGV	T12PGV	T11PGV	T10PGV	T9PGV	T8PGV
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	T7PGV	T6PGV	T5PGV	T4PGV	T3PGV	T2PGV	T1PGV	T0PGV

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-14 Unimplemented: Read as '0'

bit 13-0 **TxPGV:** Target 'x' Permission Group Violation Status bits ('x' = 0-13)

Refer to Table 4-6 for the list of available targets and their descriptions.

1 = Target is reporting a Permission Group (PG) violation

0 = Target is not reporting a PG violation

Note: All errors are cleared at the source (i.e., SBTxELOG1, SBTxELOG2, SBTxECLRS, or SBTxECLRM registers).

USB OTG Control Registers

TABLE 11-1: USB REGISTER MAP 1

SS											Bits								
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16	_	_	_	_	_	_	_	_	EP7TXIF	EP6TXIF	EP5TXIF	EP4TXIF	EP3TXIF	EP2TXIF	EP1TXIF	EP0IF	0000
3000	USBCSR0	15:0	ISOUPD ⁽¹⁾	SOFT CONN ⁽¹⁾ (2)	HSEN	HSMODE	RESET	RESUME	SUSP MODE	SUSPEN	_	(2)	(2)	FUN (2)	IC<6:0> ⁽¹⁾	(2)	(2)	(2)	2000
3004	USBCSR1	31:16	_	_	_	_	_	_	_	_	EP7TXIE	EP6TXIE	EP5TXIE	EP4TXIE	EP3TXIE	EP2TXIE	EP1TXIE	EP0IE	00FF
3004	USBCSKI	15:0	_	_	_	_	_	_	_	_	EP7RXIF	EP6RXIF	EP5RXIF	EP4RXIF	EP3RXIF	EP2RXIF	EP1RXIF	_	0000
3008	USBCSR2	31:16	VBUSERRIE	SESSRQIE	DISCONIE	CONNIE	SOFIE	RESETIE	RESUMEIE	SUSPIE	VBUSERRIF	SESSREQIF	DISCONIF	CONNIF	SOFIF	RESETIF	RESUMEIF	SUSPIF	0600
3000	OODCORZ	15:0	_	_	_	-	-	_	_	_	EP7RXIE	EP6RXIE	EP5RXIE	EP4RXIE	EP3RXIE	EP2RXIE	EP1RXIE	_	00FE
300C	USBCSR3	31:16	FORCEHST	FIFOACC	FORCEFS	FORCEHS	PACKET	TESTK	TESTJ	NAK	_	_	_	_		ENDPOINT	<3:0>		0000
3000	OODOONS	15:0	_	_	_	_	_					R	FRMNUM<10:0						0000
	USB	31:16	_	_	_	_	(1)	(1)	(1)	FLSHFIFO	SVC SETEND ⁽¹⁾	SVCRPR ⁽¹⁾	SEND STALL ⁽¹⁾	SETUP END ⁽¹⁾	DATAEND ⁽¹⁾	SENT STALL ⁽¹⁾	TXPKT	RXPKT	0000
³⁰¹⁰ I	E0CSR0 ⁽³⁾	01.10					DISPING ⁽²⁾	DTWREN ⁽²⁾	DATA TGGL ⁽²⁾	1 2011111	NAK TMOUT ⁽²⁾	STATPKT ⁽²⁾	REQPKT ⁽²⁾	ERROR ⁽²⁾	SETUP PKT ⁽²⁾	RXSTALL ⁽²⁾	RDY	RDY	0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3018	USB	31:16					N	NAKLIM<4:0>	,(2)	ı	SPEE	D<1:0> ⁽²⁾	_	_	_	_	_	_	0000
	E0CSR2 ⁽³⁾	15:0	_	_	_	_	_	_	_	_	_			RXCNT<6:0>					0000
301C	USB E0CSR3 ⁽³⁾	31:16	MPRXEN	MPTXEN	BIGEND	HBRXEN	HBTXEN	DYNFIFOS	SOFTCONE	UTMIDWID	_	_			_	_	_	_	xx00
	EUCSR3(-)	15:0	_			_		_	_	_		_			_		_	_	0000
	USB	31:16	AUTOSET	ISO ⁽¹⁾	MODE	DMA REQEN	FRC DATTG	DMA REQMD	(1)	(1)	INCOMP TX ⁽¹⁾	CLRDT	SENT STALL ⁽¹⁾	SEND STALL ⁽¹⁾	FLUSH	UNDER RUN ⁽¹⁾	FIFONE	TXPKT RDY	0000
³⁰¹⁰ I	ENCSR0 ⁽⁴⁾			_		REQEN	DATIG	REQIVID	DTWREN ⁽²⁾	DATA TGGL ⁽²⁾	NAK TMOUT ⁽²⁾		RXSTALL ⁽²⁾	SETUPPKT ⁽²⁾		ERROR ⁽²⁾		RDI	0000
		15:0	1		ULT<4:0>	(1)		(1)	(1)	ı	ı		TXMAXP<10:0>		I(1)		1	ı	0000
		31:16	AUTOCLR	ISO ⁽¹⁾	DIMA	DISNYET ⁽¹⁾	DMA			INCOM	CLRDT	SENTSTALL ⁽¹⁾		FLUSH	DATAERR ⁽¹⁾	OVERRUN ⁽¹⁾	FIFOFULL	RXPKT	0000
3014 I	USB ENCSR1 ⁽⁴⁾		AUTOCLK	AUTORQ ⁽²⁾	REQEN	PIDERR ⁽²⁾	REQMD	DATA TWEN ⁽²⁾	DATA TGGL ⁽²⁾	PRX	CLRD1	RXSTALL ⁽²⁾	REQPKT ⁽²⁾		DERR- NAKT ⁽¹⁾	ERROR ⁽²⁾	FIFOFULL	RDY	0000
										0000									
3018	USB ENCSR2 ⁽⁴⁾	31:16 15:0	_		1	TXINTERV	/<7:0>(2)					D<1:0> ⁽²⁾ 2XCNT<13:0>	PROTOC	OL<1:0>		TEP<3:	0>		0000
-	USB	31:16		RXFIFOSZ				TXFIFO	SZ<3:0>			_	_	_	_	_	_	_	0000
301C	ENCSR3 ^(1,3)	15:0				RXINTER	:V<7:0>				SPE	D<1:0>	PROTOC	OL<1:0>		TEP<3:	0>		0000
	USB	31:16								D.	ATA<31:16>	****		- *****	1	101	-		0000
3020	FIFO0	15:0									DATA<15:0>								0000
2021	USB	31:16								D.	ATA<31:16>								0000
3024	FIFO1	15:0								С	DATA<15:0>								0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Device mode.

2:

3:

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

13.2 Timer1 Control Register

TABLE 13-1: TIMER1 REGISTER MAP

ess		•								В	its								S
Virtual Addre (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	T1CON	31:16	_	_		_	_	_		_	_				_	_	_	_	0000
0000	TICON	15:0	ON		SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0010	TMR1	31:16	_	_	I	_	_	_	I	_	_	_	I	-		_	_	_	0000
0010	TIVIKT	15:0		TMR1<15:0> 0000															
0020	PR1	31:16	_		1	_	-	_	1	-	_	_	1	1	1	_	_		0000
0020	1 101	15:0								PR1<	:15:0>								FFFF

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

The timer source for each Input Capture module depends on the setting of the ICACLK bit in the CFGCON register. The available configurations are shown in Table 17-1.

TABLE 17-1: TIMER SOURCE CONFIGURATIONS

Input Capture Module	Timerx	Timery							
ICACLK (CFGCC	N<17>) = 0								
IC1	Timer2	Timer3							
•	•	•							
•	•	•							
•	•	•							
IC9	Timer2	Timer3							
ICACLK (CFGCC	N<17>) = 1								
IC1	Timer4	Timer5							
IC2	Timer4	Timer5							
IC3	Timer4	Timer5							
IC4	Timer2	Timer3							
IC5	Timer2	Timer3							
IC6	Timer2	Timer3							
IC7	Timer6	Timer7							
IC8	Timer6	Timer7							
IC9	Timer6	Timer7							

20.0 SERIAL QUAD INTERFACE (SQI)

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 46. "Serial Quad Interface (SQI)"** (DS60001244) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The SQI module is a synchronous serial interface that provides access to serial Flash memories and other serial devices. The SQI module supports Single Lane (identical to SPI), Dual Lane, and Quad Lane modes.

The following are key feature of the SQI module:


- Supports Single, Dual, and Quad Lane modes
- Supports Single Data Rate (SDR) mode
- · Programmable command sequence
- eXecute-In-Place (XIP)

- · Data transfer:
 - Programmed I/O mode (PIO)
 - Buffer descriptor DMA
- Supports SPI Mode 0 and Mode 3
- Programmable Clock Polarity (CPOL) and Clock Phase (CPHA) bits
- Supports up to two Chip Selects
- Supports up to four bytes of Flash address
- · Programmable interrupt thresholds
- · 32-byte transmit data buffer
- · 32-byte receive data buffer
- 4-word controller buffer

Note:

Once the SQI module is configured, external devices are memory mapped into KSEG2 and KSEG3 (see Figure 4-1 through Figure 4-4 in Section 4.0 "Memory Organization" for more information). The MMU must be enabled and the TLB must be set up to access this memory (refer to Section 50. "CPU for Devices with MIPS32® microAptiv™ and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual" for more information).

FIGURE 20-1: SQI MODULE BLOCK DIAGRAM



REGISTER 20-22: SQI1INTSIGEN: SQI INTERRUPT SIGNAL ENABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
22,46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	_	DMAEISE	PKT DONEISE	BD DONEISE	CON THRISE
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	CON EMPTYISE	CON FULLISE	RX THRISE	RX FULLISE	RX EMPTYISE	TX THRISE	TX FULLISE	TX EMPTYISE

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

bit 11 DMAEISE: DMA Bus Error Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 10 **PKTDONEISE:** Receive Error Interrupt Signal Enable bit

1 = Interrupt signal is enabled0 = Interrupt signal is disabled

bit 9 BDDONEISE: Transmit Error Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 8 CONTHRISE: Control Buffer Threshold Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 7 CONEMPTYISE: Control Buffer Empty Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 6 CONFULLISE: Control Buffer Full Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 5 RXTHRISE: Receive Buffer Threshold Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 4 RXFULLISE: Receive Buffer Full Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 3 RXEMPTYISE: Receive Buffer Empty Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 2 TXTHRISE: Transmit Buffer Threshold Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 1 TXFULLISE: Transmit Buffer Full Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

bit 0 TXEMPTYISE: Transmit Buffer Empty Interrupt Signal Enable bit

1 = Interrupt signal is enabled

0 = Interrupt signal is disabled

REGISTER 21-2: I2CxSTAT: I²C STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R-0, HS, HC	R-0, HS, HC	R/C-0, HS, HC	U-0	U-0	R/C-0, HS	R-0, HS, HC	R-0, HS, HC
15:8	ACKSTAT	TRSTAT	ACKTIM		_	BCL	GCSTAT	ADD10
7.0	R/C-0, HS, SC	R/C-0, HS, SC	R-0, HS, HC	R/C-0, HS, HC	R/C-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC
7:0	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF

Legend:	HS = Hardware Set	HC = Hardware Cleared	SC = Software Cleared
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	C = Clearable bit

bit 31-16 Unimplemented: Read as '0'

bit 15 ACKSTAT: Acknowledge Status bit

(when operating as I²C master, applicable to master transmit operation)

- 1 = NACK received from slave
- 0 = ACK received from slave

Hardware set or clear at end of slave Acknowledge.

bit 14 **TRSTAT:** Transmit Status bit (when operating as I²C master, applicable to master transmit operation)

- 1 = Master transmit is in progress (8 bits + ACK)
- 0 = Master transmit is not in progress

Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.

- bit 13 **ACKTIM:** Acknowledge Time Status bit (Valid in I²C Slave mode only)
 - $1 = I^2C$ bus is in an Acknowledge sequence, set on the eight falling edge of SCL clock
 - 0 = Not an Acknowledge sequence, cleared on 9th rising edge of SCL clock
- bit 12-11 Unimplemented: Read as '0'
- bit 10 BCL: Master Bus Collision Detect bit
 - 1 = A bus collision has been detected during a master operation
 - 0 = No collision

Hardware set at detection of bus collision.

- bit 9 GCSTAT: General Call Status bit
 - 1 = General call address was received
 - 0 = General call address was not received

Hardware set when address matches general call address. Hardware clear at Stop detection.

- bit 8 ADD10: 10-bit Address Status bit
 - 1 = 10-bit address was matched
 - 0 = 10-bit address was not matched

Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.

- bit 7 IWCOL: Write Collision Detect bit
 - 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy
 - 0 = No collision

Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).

- bit 6 I2COV: Receive Overflow Flag bit
 - 1 = A byte was received while the I2CxRCV register is still holding the previous byte
 - 0 = No overflow

Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).

REGISTER 24-5: EBISMCON: EXTERNAL BUS INTERFACE STATIC MEMORY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	-	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
15:8	SMDV	VIDTH2<2:0>	,	SM	DWIDTH1<2	:0>	SMDWIDT	ΓH0<2:1>
7.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
7:0	SMDWIDTH0<0>	_						SMRP

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-13 SMDWIDTH2<2:0>: Static Memory Width for Register EBISMT2 bits

111 = Reserved

110 = Reserved

101 = Reserved

100 = 8 bits

011 = Reserved

010 = Reserved

001 = Reserved

000 = 16 bits

bit 12-10 SMDWIDTH1<2:0>: Static Memory Width for Register EBISMT1 bits

111 = Reserved

110 = Reserved

101 = Reserved

100 = 8 bits

011 = Reserved

010 = Reserved

001 = Reserved

000 = 16 bits

bit 9-7 SMDWIDTH0<2:0>: Static Memory Width for Register EBISMT0 bits

111 = Reserved

110 = Reserved

101 = Reserved

100 = 8 bits

011 = Reserved

010 = Reserved

001 = Reserved

000 = 16 bits

bit 6-1 Unimplemented: Read as '0'

bit 0 SMRP: Flash Reset/Power-down mode Select bit

After a Reset, the controller internally performs a power-down for Flash, and then sets this bit to '1'.

1 = Flash is taken out of Power-down mode

0 = Flash is forced into Power-down mode

REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_			-			_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	_	_	_
15.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC		AMASK	<3:0> ⁽²⁾	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				ARPT<7:0	>(2)			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ALRMEN: Alarm Enable bit (1,2)

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 **CHIME**: Chime Enable bit⁽²⁾

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled - ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽²⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

- bit 12 ALRMSYNC: Alarm Sync bit
 - 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

 The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
 - 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover
- bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits⁽²⁾

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved

1011 = Reserved

11xx = Reserved

Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

Note: This register is reset only on a Power-on Reset (POR).

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

SS										Bit	ts									
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets	
B04C	ADCCMP3	31:16								DCMPH	l<15:0>								0000	
		15:0								DCMPLC	D<15:0>								0000	
B050	ADCCMPEN4	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	0000	
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000	
B054	ADCCMP4	31:16								DCMPH	l<15:0>								0000	
		15:0								DCMPLC									0000	
B058	ADCCMPEN5	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	0000	
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000	
B05C	ADCCMP5	31:16								DCMPH									0000	
		15:0								DCMPLC									0000	
B060	ADCCMPEN6	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	0000	
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000	
B064	ADCCMP6	31:16								DCMPH	l<15:0>								0000	
		15:0								DCMPLC	D<15:0>								0000	
B068	ADCFLTR1	31:16	AFEN	DATA16EN	DFMODE	C	OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	_	— CHNLID<4:0>						
		15:0								FLTRDAT	A<15:0>									
B06C	ADCFLTR2	31:16	AFEN	DATA16EN	DFMODE	C	OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	_	CHNLID<4:0>					0000	
		15:0								FLTRDAT	A<15:0>								0000	
B070	ADCFLTR3	31:16	AFEN	DATA16EN DFMODE OVRSAM<2:0> AFGIEN AFRDY — — — CHNLID<4:0>										0000						
		15:0								FLTRDAT	A<15:0>								0000	
B074	ADCFLTR4	31:16	AFEN	DATA16EN	DFMODE	C	OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	_		C	HNLID<4:0>			0000	
		15:0								FLTRDAT	A<15:0>								0000	
B078	ADCFLTR5	31:16	AFEN	DATA16EN	DFMODE	C	OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	_		C	CHNLID<4:0>				
		15:0				FLTRDATA<15:0>								0000						
B07C	ADCFLTR6	31:16	AFEN	DATA16EN	DFMODE	C	OVRSAM<2:0	>	AFGIEN	AFRDY	_	_			C	HNLID<4:0>	•		0000	
		15:0								FLTRDAT	A<15:0>								0000	
B080	ADCTRG1	31:16	_	_	_		7	RGSRC3<4:	0>		_	_	_		TF	RGSRC2<4:0	>		0000	
		15:0	_	_	_		7	RGSRC1<4:	0>		_	_	_		TF	RGSRC0<4:0	>		0000	
B084	ADCTRG2	31:16	_	_	_		7	RGSRC7<4:	0>		_	_	_		TF	RGSRC6<4:0	>		0000	
		15:0	_	_	_	- TRGSRC5<4:0>					TF	RGSRC4<4:0	>		0000					
B088	ADCTRG3	31:16	_	_	- TRGSRC11<4:0>					TRGSRC11<4:0>)>		0000		
		15:0	_			TRGSRC9<4:0> — — — TRGSRC8<4:0>						>		0000						
B0A0	ADCCMPCON1	31:16		CVDDATA<15:0>								0000								
		15:0	_	_			AINIE	>5:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000	
B0A4	ADCCMPCON2	31:16	_	_	_	_	_	_			_	_	_	_	_	_	_		0000	
		15:0	_	_	_			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000	
B0A8	ADCCMPCON3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000	
		15:0	_	_	_			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	0000	

^{1:} 2: 3:

This bit or register is not available on 64-pin devices.
This bit or register is not available on 64-pin and 100-pin devices.
Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

TABLE 28-1:	ADC REGISTER MAP	(CONTINUED)
--------------------	------------------	-------------

ess		•	Bits										v						
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16		DATA<31:16> 000												0000			
		15:0		DATA<15:0> 0000															
B284	ADCDATA33 ⁽¹⁾	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B288	ADCDATA34 ⁽¹⁾	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B28C	ADCDATA35 ⁽²⁾	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B290	ADCDATA36 ⁽²⁾	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B294	ADCDATA37 ⁽²⁾	31:16								DATA<3	1:16>								0000
		15:0								DATA<									0000
B298	ADCDATA38 ⁽²⁾	31:16								DATA<3	1:16>								0000
		15:0								DATA<									0000
B29C	ADCDATA39 ⁽²⁾	31:16								DATA<3									0000
		15:0								DATA<									0000
B2A0	ADCDATA40 ⁽²⁾	31:16								DATA<3									0000
		15:0								DATA<									0000
B2A4	ADCDATA41 ⁽²⁾	31:16								DATA<3									0000
	(0)	15:0								DATA<									0000
B2A8	ADCDATA42 ⁽²⁾	31:16								DATA<3									0000
		15:0								DATA<									0000
B2AC	ADCDATA43	31:16		DATA<31:16> 0000															
		15:0		DATA<15:0> 0000															
B2B0	ADCDATA44	31:16								DATA<3									0000
		15:0								DATA<	15:0>								0000

1: 2: 3: Note

This bit or register is not available on 64-pin devices.
This bit or register is not available on 64-pin and 100-pin devices.

Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

REGISTER 30-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER (CONTINUED)

- bit 6 **TXBUSY:** Transmit Busy bit^(2,6)
 - 1 = TX logic is receiving data
 - 0 = TX logic is idle

This bit indicates that a packet is currently being transmitted. A change in this status bit is not necessarily reflected by the TXDONE interrupt, as TX packets may be aborted or rejected by the MAC.

- bit 5 **RXBUSY:** Receive Busy bit (3,6)
 - 1 = RX logic is receiving data
 - 0 = RX logic is idle

This bit indicates that a packet is currently being received. A change in this status bit is not necessarily reflected by the RXDONE interrupt, as RX packets may be aborted or rejected by the RX filter.

- bit 4-0 Unimplemented: Read as '0'
- **Note 1:** This bit is only used for RX operations.
 - 2: This bit is only affected by TX operations.
 - 3: This bit is only affected by RX operations.
 - 4: This bit is affected by TX and RX operations.
 - 5: This bit will be set when the ON bit (ETHCON1<15>) = 1.
 - **6:** This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

31.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Comparator" (DS60001110) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The Analog Comparator module consists of two comparators that can be configured in a variety of ways.

The following are key features of the Analog Comparator module:

- · Differential inputs
- · Rail-to-rail operation
- · Selectable output polarity
- Selectable inputs:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference
 - Comparator voltage reference (CVREF)
- Selectable interrupt generation

A block diagram of the comparator module is illustrated in Figure 31-1.

FIGURE 31-1: COMPARATOR BLOCK DIAGRAM



33.0 POWER-SAVING FEATURES

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 10.** "**Power-Saving Features**" (DS60001130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This section describes power-saving features for the PIC32MZ EF devices. These devices offer various methods and modes that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

33.1 Power Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the speed of PBCLK7, or selecting a lower power clock source (i.e., LPRC or Sosc).

In addition, the Peripheral Bus Scaling mode is available for each peripheral bus where peripherals are clocked at reduced speed by selecting a higher divider for the associated PBCLKx, or by disabling the clock completely.

33.2 Power-Saving with CPU Halted

Peripherals and the CPU can be Halted or disabled to further reduce power consumption.

33.2.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are Halted and the associated clocks are disabled. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the peripheral bus clocks will start running and the device will enter into Idle mode.

33.2.2 IDLE MODE

In Idle mode, the CPU is Halted; however, all clocks are still enabled. This allows peripherals to continue to operate. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- On any form of device Reset
- On a WDT time-out interrupt




FIGURE 37-5: EXTERNAL RESET TIMING CHARACTERISTICS

TABLE 37-24: RESETS TIMING

AC CHA	NRACTER	ISTICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SY00	TPU	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_			
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles	_	_	_			
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	_			
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	_			

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 37-18: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 37-19: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 37-36: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS		Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended					
Param. No.	Symbol	Characte	Min.	Max.	Units	Conditions			
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7		μs	PBCLK must operate at a minimum of 800 kHz		
			400 kHz mode	1.3		μs	PBCLK must operate at a minimum of 3.2 MHz		
			1 MHz mode (Note 1)	0.5		μs	_		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μs	PBCLK must operate at a minimum of 800 kHz		
			400 kHz mode	0.6	_	μs	PBCLK must operate at a minimum of 3.2 MHz		
			1 MHz mode (Note 1)	0.5	_	μs	_		

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Crystal/Oscillator	Selection for USB
Any frequency that can be divided down to 4 MHz using UPLLIDIV, including 4, 8, 12, 16, 20, 40, and 48 MHz.	If the USB module is used, the Primary Oscillator is limited to either 12 MHz or 24 MHz. Which frequency is used is selected using the UPLLFSEL (DEVCFG2<30>) bit.
USB PLL Co	onfiguration
On PIC32MX devices, the PLL for the USB requires an input frequency of 4 MHz.	On PIC32MZ EF devices, the HS USB PHY requires an input frequency of 12 MHz or 24 MHz. UPLLIDIV has been replaced with UPLLFSEL.
UPLLIDIV<2:0> (DEVCFG2<10:8>) 111 = 12x divider 110 = 10x divider 101 = 6x divider 100 = 5x divider 011 = 4x divider 010 = 3x divider 010 = 3x divider 010 = 2x divider 001 = 2x divider 000 = 1x divider	UPLLFSEL (DEVCFG2<30>) 1 = UPLL input clock is 24 MHz 0 = UPLL input clock is 12 MHz
Peripheral Bus CI	ock Configuration
On PIC32MX devices, there is one peripheral bus, and the clock for that bus is divided from the SYSCLK using FPBDIV/PBDIV. In addition, the maximum PBCLK frequency is the same as SYSCLK. FPBDIV<1:0> (DEVCFG1<5:4>) PBDIV<1:0> (OSCCON<20:19>) 11 = PBCLK is SYSCLK divided by 8 10 = PBCLK is SYSCLK divided by 4 01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1	On PIC32MZ EF devices, there are eight peripheral buses with their own clocks. FPBDIV is removed, and each PBDIV is in its own register for each PBCLK. The initial PBCLK speed is fixed at reset, and the maximum PBCLK speed is limited to100 MHz for all buses, with the exception of PBCLK7, which is 200 MHz. PBDIV<6:0> (PBxDIV<6:0>) 1111111 = PBCLKx is SYSCLK divided by 128 1111110 = PBCLKx is SYSCLK divided by 127 • • 0000001 = PBCLKx is SYSCLK divided by 3 0000001 = PBCLKx is SYSCLK divided by 2 (default value for x < 7)
	0000000 = PBCLKx is SYSCLK divided by 1 (default value for x ≥ 7)
CPU Clock C	Configuration
On PIC32MX devices, the CPU clock is derived from SYSCLK.	On PIC32MZ EF devices, the CPU clock is derived from PBCLK7.
FRCDIV	Default
On PIC32MX devices, the default value for FRCDIV was to divide the FRC clock by two.	On PIC32MZ EF devices, the default has been changed to divide by one.
FRCDIV<2:0> (OSCCON<26:24>) 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 (default) 000 = FRC divided by 1	FRCDIV<2:0> (OSCCON<26:24>) 111 = FRC divided by 256 110 = FRC divided by 64 101 = FRC divided by 32 100 = FRC divided by 16 011 = FRC divided by 8 010 = FRC divided by 4 001 = FRC divided by 2 000 = FRC divided by 1 (default)

INDEX

A	EJTAG Debug Support5
AC Characteristics 624, 667, 67	Power Management 4
ADC Specifications65	O CPU Module 4
Analog-to-Digital Conversion Requirements65	₁ Crypto
EJTAG Timing Requirements66	2 Buffer Descriptors411
Ethernet65	8 Format of BD_CTRL41
Internal BFRC Accuracy62	Format of BD_DSTADDR41
Internal FRC Accuracy62	7 Format of BD_ENC_OFF 41
Internal LPRC Accuracy62	7 Format of BD_MSG_LEN41
Parallel Master Port Read Requirements	5 Format of BD_NXTADDR41
Parallel Master Port Write	6 Format of BD_SADDR413
Parallel Master Port Write Requirements	Format of BD_SRCADDR 41
Parallel Slave Port Requirements	
PLL Clock Timing	Format of SA CTRI 419
USB OTG Electrical Specifications	Security Association Structure 41
Assembler	Crypto Engine40
MPASM Assembler60	Customer Change Notification Service73
WI AGW ASSEMBLET	Customer Notification Service73
В	Customer Support73
Block Diagrams	D
Comparator I/O Operating Modes56	7
Comparator Voltage Reference57	DC Characteristics
CPU4	4 I/O Pin Input Specifications 617, 61
Crypto Engine40	l/O Pin Output Specifications
DMA17	3 Idle Current (IIDLE) 615, 665, 67
EBI System38	Power-Down Current (IPD)616, 66
Ethernet Controller52	Program Flash Memory Wait States 622, 67
I2C35	Program Memory62
Input Capture30	Temperature and Voltage Specifications 61
Interrupt Controller11	Development Support 60
JTAG Programming, Debugging and Trace Ports 60	Direct Memory Access (DMAA) Controller 17
Output Compare Module30	
PIC32 CAN Module	5
PMP Pinout and Connections to External Devices 36	Flactrical Characteristics 611 663 66
Prefetch Module	Frrata 1
Random Number Generator (RNG)	Ethernet Controller 57
	External bus interface (EDI)
RTCC	External Clock
Serial Quad Interface (SQI)	Limera Limina Requirements 6.3
SPI/I2S Module31	Limery-Limery Liming Regultements 63
System Reset	Liming Regulirements 62
Timer1	3
Timer2-Timer9 (16-Bit)	
Typical Multiplexed Port Structure	
UART36	1
WDT30	1 G
Brown-out Reset (BOR)	Getting Started3
and On-Chip Voltage Regulator60	3
C	Н
C Compilers	Hi-Speed USB On-The-Go (OTG)19
MPLAB60	8 I
Comparator	I/O Ports24
Specifications62	3 Parallel I/O (PIO)
Comparator Module	
Comparator Voltage Reference (CVref57	, vvito, road rilling
Configuration Bits	,
Configuring Analog Port Pins24	
Controller Area Network (CAN)	F
CPU	internet /taaress
	Interrupt Controller
Architecture Overview	into, voctor and bit Ecoation
Coprocessor 0 Registers	
COLE EXCEDITOLI LANCES	U