

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFl

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efg144-i-pl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3: PIN NAMES FOR 100-PIN DEVICES (CONTINUED)

10	0-PIN TQFP (TOP VIEW) PIC32MZ0512EF(E/F/K)100 PIC32MZ1024EF(G/H/M)100)	
	PIC32MZ1024EF(E/F/K)100 PIC32MZ2048EF(G/H/M)100)	100 1
Pin #	Full Pin Name	Pin #	Full Pin Name
71	EMDIO/AEMDIO/RPD0/RTCC/INT0/RD0	86	EBID10/ETXD0/RPF1/PMD10/RF1
72	SOSCI/RPC13/RC13	87	EBID9/ETXERR/RPG1/PMD9/RG1
73	SOSCO/RPC14/T1CK/RC14	88	EBID8/RPG0/PMD8/RG0
74	Vdd	89	TRCLK/SQICLK/RA6
75	Vss	90	TRD3/SQID3/RA7
76	RPD1/SCK1/RD1	91	EBID0/PMD0/RE0
77	EBID14/ETXEN/RPD2/PMD14/RD2	92	Vss
78	EBID15/ETXCLK/RPD3/PMD15/RD3	93	Vdd
79	EBID12/ETXD2/RPD12/PMD12/RD12	94	EBID1/PMD1/RE1
80	EBID13/ETXD3/PMD13/RD13	95	TRD2/SQID2/RG14
81	SQICS0/RPD4/RD4	96	TRD1/SQID1/RG12
82	SQICS1/RPD5/RD5	97	TRD0/SQID0/RG13
83	Vdd	98	EBID2/PMD2/RE2
84	Vss	99	EBID3/RPE3/PMD3/RE3
85	EBID11/ETXD1/RPF0/PMD11/RF0	100	EBID4/AN18/PMD4/RE4

Note 1: The RPn pins can be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.4 "Peripheral Pin Select (PPS)" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

3: Shaded pins are 5V tolerant.



FIGURE 4-3: MEMORY MAP FOR DEVICES WITH 1024 KB OF PROGRAM MEMORY AND 512 KB OF RAM^(1,2)



5.0 FLASH PROGRAM MEMORY

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 52. "Flash Program Memory with Support for Live Update" (DS60001193) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MZ EF devices contain an internal Flash program memory for executing user code, which includes the following features:

- Two Flash banks for live update support
- Dual boot support
- Write protection for program and boot Flash
- ECC support

There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming[™] (ICSP[™])

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 52. "Flash Program Memory with Support for Live Update"** (DS60001193) in the *"PIC32 Family Reference Manual"*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the *"PIC32 Flash Programming Specification"* (DS60001145), which is available for download from the Microchip web site (www.microchip.com).

Note: In PIC32MZ EF devices, the Flash page size is 16 KB (4K IW) and the row size is 2 KB (512 IW).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	PWPULOCK	—	—	—	—	—	—	—		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	PWP<23:16>									
45.0	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
15:8	PWP<15:8>									
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
		PWP<7:0>								

REGISTER 5-7: NVMPWP: PROGRAM FLASH WRITE-PROTECT REGISTER

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 PWPULOCK: Program Flash Memory Page Write-protect Unlock bit

1 = Register is not locked and can be modified

0 = Register is locked and cannot be modified

This bit is only clearable and cannot be set except by any reset.

bit 30-24 Unimplemented: Read as '0'

bit 23-0 PWP<23:0>: Flash Program Write-protect (Page) Address bits

Physical memory below address 0x1Dxxxxxx is write protected, where 'xxxxxx' is specified by PWP<23:0>. When PWP<23:0> has a value of '0', write protection is disabled for the entire program Flash. If the specified address falls within the page, the entire page and all pages below the current page will be protected.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

sse										Bit	S	,							
Virtual Addre (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4000		31:16	-	—	—	_	_	_	_	—	—	—	—	_	—	-	—	_	0000
1280	DCH2CPTR	15:0								CHCPTF	<15:0>								0000
	DOUGDAT	31:16	_		_	_		_		_	_	_	_	_	_	_	_	_	0000
1290	DCH2DA1	15:0								CHPDAT	<15:0>								0000
1040	DOUDOON	31:16				CHPIG	N<7:0>				_	—	_	_	—	_	_	_	0000
12A0	DCH3CON	15:0	CHBUSY		CHPIGNEN		CHPATLEN	_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
12B0		31:16		—	—	_	—	_	—	—				CHAIR	Q<7:0>				OOFF
1200	DONOLOON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
12C0	DCH3INT	31:16	_	—	—	_	—	_	—		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	—		—	_		_		_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
12D0	DCH3SSA	31:16								CHSSA	<31:0>								0000
		15:0																	0000
12E0	DCH3DSA	15.0								CHDSA	<31:0>								0000
		31:16	_		_			_		_						_		_	0000
12F0	DCH3SSIZ	15:0								CHSSIZ	<15:0>								0000
1200	DOUDDOIZ	31:16	_	—	—	_		—	—	—	—	—	—	—	—	_	—	—	0000
1300	DCH3DSIZ	15:0								CHDSIZ	<15:0>								0000
1310	DCH3SPTR	31:16	—	—	—	—		—	—	—	—	—	—	—	—	—	—	—	0000
1010	Donioon III	15:0								CHSPTR	<15:0>								0000
1320	DCH3DPTR	31:16	_		—	_		_			—	—	_	_	—	—	—	_	0000
		15:0			1					CHDPIN	(<15:0>								0000
1330	DCH3CSIZ	15.0	_		_		_				<15:0>	_		_		_	_		0000
		31.16			_	_		_			<10.02	_	_		_	_	_	_	0000
1340	DCH3CPTR	15:0								CHCPTF	<15:0>								0000
	DOUGDAT	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
1350	DCH3DA1	15:0			11		11			CHPDAT	<15:0>								0000
1260	DOLLADON	31:16				CHPIG	N<7:0>				_	_	_	_	_	_	_	_	0000
1300	DCH4CON	15:0	CHBUSY		CHPIGNEN	_	CHPATLEN	_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
1370		31:16	—	—	—	_	—	_	—	—				CHAIR	Q<7:0>				00FF
1370	DOINT	15:0			1	CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	—	FF00
1380	DCH4INT	31:16	—	—	—	—	—	—	—	-	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	—	—	—	—	—	—	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	RDWR	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7:0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
	_	_	_	_	_	[DMACH<2:0>	•

REGISTER 10-2: DMASTAT: DMA STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 RDWR: Read/Write Status bit

1 = Last DMA bus access when an error was detected was a read 0 = Last DMA bus access when an error was detected was a write

bit 30-3 Unimplemented: Read as '0'

bit 2-0 **DMACH<2:0>:** DMA Channel bits These bits contain the value of the most recent active DMA channel when an error was detected.

REGISTER 10-3: DMAADDR: DMA ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
	DMAADDR<31:24>												
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
23:16	DMAADDR<23:16>												
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
15.6	DMAADDR<15:8>												
7:0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0					
				DMAADD	DMAADDR<7:0>								

Legend:

Logonan			
R = Readable bit	W = Writable bit	U = Unimplemented bi	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DMAADDR<31:0>: DMA Module Address bits

These bits contain the address of the most recent DMA access when an error was detected.

NOTES:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	_		_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	_	_
15.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	SPISGNEXT	—	—	FRMERREN	SPIROVEN	SPITUREN	IGNROV	IGNTUR
7.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	R/W-0	R/W-0
7.0	AUDEN ⁽¹⁾		—	—	AUDMONO ^(1,2)	—	AUDMOD)<1:0> ^(1,2)

REGISTER 19-2: SPIxCON2: SPI CONTROL REGISTER 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16	Unimplemented: Read as '0'
bit 15	SPISGNEXT: Sign Extend Read Data from the RX FIFO bit
	1 = Data from RX FIFO is sign extended
	0 = Data from RX FIFO is not sign extended
bit 14-13	Unimplemented: Read as '0'
bit 12	FRMERREN: Enable Interrupt Events via FRMERR bit
	1 = Frame Error overflow generates error events
	0 = Frame Error does not generate error events
bit 11	SPIROVEN: Enable Interrupt Events via SPIROV bit
	1 = Receive overflow generates error events
	0 = Receive overflow does not generate error events
bit 10	SPITUREN: Enable Interrupt Events via SPITUR bit
	1 = Transmit Underrun Generates Error Events
	0 = Transmit Underrun Does Not Generates Error Events
bit 9	IGNROV: Ignore Receive Overflow bit (for Audio Data Transmissions)
	1 = A ROV is not a critical error; during ROV data in the FIFO is not overwritten by receive data
	0 = A ROV is a critical error which stop SPI operation
bit 8	IGNTUR: Ignore Transmit Underrun bit (for Audio Data Transmissions)
	1 = A TUR is not a critical error and zeros are transmitted until the SPIxTXB is not empty
1.1.7	$0 = A I \cup R is a critical error which stop SPI operation$
DIT /	
	1 = Audio protocol is enabled
hit C E	U = Audio protocol is disabled
	Onimplemented: Read as 0
DIT 3	AUDMONO: Transmit Audio Data Format bit ⁽¹⁾
	\perp = Audio data is mono (Each data word is transmitted on both left and right channels) 0 = Audio data is stereo
bit 2	Unimplemented: Read as '0'
bit 1-0	AUDMOD<1:0>: Audio Protocol Mode hit ^(1,2)
DIT I U	11 - PCM/DSP mode
	10 = Right Justified mode
	01 = Left Justified mode
	$00 = I^2 S \text{ mode}$

- **Note 1:** This bit can only be written when the ON bit = 0.
 - **2:** This bit is only valid for AUDEN = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit Bit 28/20/12/4 27/19/11/3		Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0	R-0	R-0	R-0 R-0		R-0	R-0	R-0
31:24	EF	RRMODE<2:0	>		ERROP<2:0>	ERRPHASE<1:0>		
23:16	U-0	U-0	R-0	R-0 R-0		R-0	R-0	R-0
	—	—		BDSTAT	FE<3:0>	START	ACTIVE	
15.0	R-0	R-0	R-0	R-0	R-0 R-0		R-0	R-0
10.0				BDCTRL				
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7.0				BDCTRI	<7:0>			

REGISTER 26-5: CESTAT: CRYPTO ENGINE STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 ERRMODE<2:0>: Internal Error Mode Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Reserved
- 011 = CEK operation
- 010 = KEK operation
- 001 = Preboot authentication
- 000 = Normal operation

bit 28-26 ERROP<2:0>: Internal Error Operation Status bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = Authentication
- 011 = Reserved
- 010 = Decryption
- 001 = Encryption
- 000 = Reserved

bit 25-24 ERRPHASE<1:0>: Internal Error Phase of DMA Status bits

- 11 = Destination data
- 10 = Source data
- 01 = Security Association (SA) access
- 00 = Buffer Descriptor (BD) access

bit 23-22 Unimplemented: Read as '0'

bit 21-18 BDSTATE<3:0>: Buffer Descriptor Processor State Status bits

The current state of the BDP:

- 1111 = Reserved
- •
- 0111 = Reserved
- 0110 = SA fetch
- 0101 = Fetch BDP is disabled
- 0100 = Descriptor is done
- 0011 = Data phase
- 0010 = BDP is loading
- 0001 = Descriptor fetch request is pending
- 0000 = BDP is idle
- bit 17 START: DMA Start Status bit
 - 1 = DMA start has occurred
 - 0 = DMA start has not occurred

REGISTER 28-15: ADCCMPx: ADC DIGITAL COMPARATOR 'x' LIMIT VALUE REGISTER ('x' = 1 THROUGH 6)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31.24	DCMPHI<15:8> ^(1,2,3)												
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23.10	DCMPHI<7:0> ^(1,2,3)												
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
10.0				DCMPLO<	15:8> ^(1,2,3)								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0				DCMPLO<	<7:0> ^(1,2,3)								

Logond

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

DCMPHI<15:0>: Digital Comparator 'x' High Limit Value bits^(1,2,3) bit 31-16 These bits store the high limit value, which is used by digital comparator for comparisons with ADC converted data.

- DCMPLO<15:0>: Digital Comparator 'x' Low Limit Value bits^(1,2,3) bit 15-0 These bits store the low limit value, which is used by digital comparator for comparisons with ADC converted data.
- Changing theses bits while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable Note 1: behavior.
 - 2: The format of the limit values should match the format of the ADC converted value in terms of sign and fractional settings.
 - 3: For Digital Comparator 0 used in CVD mode, the DCMPHI<15:0> and DCMPLO<15:0> bits must always be specified in signed format, as the CVD output data is differential and is always signed.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit Bit 29/21/13/5 28/20/12/4 2		Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
	DATA<31:24>											
00.40	R-0 R-0		R-0 R-0 F		R-0	R-0	R-0	R-0				
23.10	DATA<23:16>											
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8	DATA<15:8>											
7.0	R-0	R-0	R-0 R-0 R-0		R-0	R-0	R-0					
7:0				DATA	<7:0>							

REGISTER 28-23: ADCFIFO: ADC FIFO DATA REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DATA<31:0>: FIFO Data Output Value bits

Note: When an alternate input is used as the input source for a dedicated ADC module, the data output is still read from the Primary input Data Output Register.

T

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit Bit 27/19/11/3 26/18/10/2		Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0		
31:24	FLTEN11	MSEL1	1<1:0>	FSEL11<4:0>						
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	FLTEN10	MSEL1	0<1:0>	FSEL10<4:0>						
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.6	FLTEN9	MSEL	9<1:0>		F	SEL9<4:0>				
7.0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0 R/W-0		R/W-0	R/W-0		
7:0	FLTEN8 MSEL8<1:0>			FSEL8<4:0>						

REGISTER 29-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31	FLTEN11: Filter 11 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL11<1:0>: Filter 11 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
h:+ 00 04	
DIT 28-24	FSEL11<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	- Message matching litter is stored in FIFO buller 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN10: Filter 10 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 22-21	MSEL10<1:0>: Filter 10 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
bit 20-16	FSEL10<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1
	UUUUU = Message matching miter is stored in FIFO buller 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0 U-0		U-0	U-0		
31.24	—	—	—	—	—			—		
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	—	—	—	—	—		
15.0	U-0	U-0	R/W-1 R/W-1 R/W-0		R/W-1	R/W-1	R/W-1			
10.0	—	—			CWINDO	W<5:0>				
7.0	U-0	U-0	U-0 U-0 U-0 R/W-1		R/W-1	R/W-1	R/W-1			
7:0		_	_	_		RETX<	RETX<3:0>			

REGISTER 30-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Legend:

Logona.			
R = Readable bit	ble bit W = Writable bit		ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

32.1 Comparator Voltage Reference Control Registers

TABLE 32-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

Virtual Address (BF80_#)	0		Bits													<i>6</i>			
	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0500		31:16	—	—	—	_	—	-	—	—	—	—	—	-	—	—	—	—	0000
0E00	CVRCON	15:0	ON	—	_	_	_	—	_	_	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-0	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
23:16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
15:8	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
7:0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	_	_	_	_	_	_	_	_

REGISTER 34-1: DEVSIGN0/ADEVSIGN0: DEVICE SIGNATURE WORD 0 REGISTER

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 Reserved: Write as '0'

bit 30-0 Reserved: Write as '1'

Note: The DEVSIGN1 through DEVSIGN3 and ADEVSIGN1 through ADEVSIGN3 registers are used for Quad Word programming operation when programming the DEVSIGN0/ADESIGN0 registers, and do not contain any valid information.

REGISTER 34-2: DEVCP0/ADEVCP0: DEVICE CODE-PROTECT 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	R/P	r-1	r-1	r-1	r-1
	—	—	—	СР	—	—	—	—
23:16	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
15:8	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	—	—	—	—	—	—	—	—
7:0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
					_		_	_

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Reserved: Write as '1'

bit 28 **CP:** Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

0 = Protection is enabled

bit 27-0 Reserved: Write as '1'

Note: The DEVCP1 through DEVCP3 and ADEVCP1 through ADEVCP3 registers are used for Quad Word programming operation when programming the DEVCP0/ADEVCP0 registers, and do not contain any valid information.

36.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

36.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

36.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

36.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

100-Lead Plastic Thin Quad Flatpack (PT)-12x12x1mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	0.40 BSC			
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100B

124-Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch E		0.50 BSC			
Pad Clearance	G1	0.20			
Pad Clearance	G2	0.20			
Pad Clearance	G3	0.20			
Pad Clearance	G4	0.20			
Contact to Center Pad Clearance (X4)	G5	0.30			
Optional Center Pad Width	T2			6.60	
Optional Center Pad Length	W2			6.60	
Optional Center Pad Chamfer (X4)	W3		0.10		
Contact Pad Spacing	C1		8.50		
Contact Pad Spacing	C2		8.50		
Contact Pad Width (X124)	X1			0.30	
Contact Pad Length (X124)	X2			0.30	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2193A

NOTES: