



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M-Class   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 200MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 78  |
| Program Memory Size        | 1MB (1M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V   |
| Data Converters            | A/D 40x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 100-TQFP  |
| Supplier Device Package    | 100-TQFP (14x14)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efh100t-i-pf">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efh100t-i-pf</a> |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

---

## Table of Contents

|      |   |     |
|------|---|-----|
| 1.0  | Device Overview .....   | 15  |
| 2.0  | Guidelines for Getting Started with 32-bit Microcontrollers .....                                 | 37  |
| 3.0  | CPU .....   | 43  |
| 4.0  | Memory Organization .....   | 61  |
| 5.0  | Flash Program Memory .....  | 99  |
| 6.0  | Resets .....  | 109 |
| 7.0  | CPU Exceptions and Interrupt Controller .....   | 115 |
| 8.0  | Oscillator Configuration .....  | 153 |
| 9.0  | Prefetch Module .....   | 169 |
| 10.0 | Direct Memory Access (DMA) Controller .....   | 173 |
| 11.0 | Hi-Speed USB with On-The-Go (OTG) .....   | 197 |
| 12.0 | I/O Ports .....   | 247 |
| 13.0 | Timer1 .....  | 283 |
| 14.0 | Timer2/3, Timer4/5, Timer6/7, and Timer8/9 .....  | 287 |
| 15.0 | Deadman Timer (DMT) .....   | 293 |
| 16.0 | Watchdog Timer (WDT) .....  | 301 |
| 17.0 | Input Capture .....   | 305 |
| 18.0 | Output Compare .....  | 309 |
| 19.0 | Serial Peripheral Interface (SPI) and Inter-IC Sound (I <sup>2</sup> S) .....                     | 315 |
| 20.0 | Serial Quad Interface (SQI) .....   | 325 |
| 21.0 | Inter-Integrated Circuit (I <sup>2</sup> C) .....   | 353 |
| 22.0 | Universal Asynchronous Receiver Transmitter (UART) .....  | 361 |
| 23.0 | Parallel Master Port (PMP) .....  | 369 |
| 24.0 | External Bus Interface (EBI) .....  | 383 |
| 25.0 | Real-Time Clock and Calendar (RTCC) .....   | 391 |
| 26.0 | Crypto Engine .....   | 401 |
| 27.0 | Random Number Generator (RNG) .....   | 421 |
| 28.0 | 12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) ..... | 427 |
| 29.0 | Controller Area Network (CAN) .....   | 485 |
| 30.0 | Ethernet Controller .....   | 523 |
| 31.0 | Comparator .....  | 567 |
| 32.0 | Comparator Voltage Reference (CVREF) .....  | 571 |
| 33.0 | Power-Saving Features .....   | 575 |
| 34.0 | Special Features .....  | 581 |
| 35.0 | Instruction Set .....   | 605 |
| 36.0 | Development Support .....   | 607 |
| 37.0 | Electrical Characteristics .....  | 611 |
| 38.0 | Extended Temperature Electrical Characteristics .....   | 663 |
| 39.0 | 252 MHz Electrical Characteristics .....  | 669 |
| 40.0 | AC and DC Characteristics Graphs .....  | 675 |
| 41.0 | Packaging Information .....   | 677 |
|      | The Microchip Web Site .....  | 733 |
|      | Customer Change Notification Service .....  | 733 |
|      | Customer Support .....  | 733 |
|      | Product Identification System .....   | 734 |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 3-2: CONFIG1: CONFIGURATION REGISTER 1; CP0 REGISTER 16, SELECT 1

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | r-1<br>—       | R-0            | R-0            | R-1            | R-1            | R-1            | R-1           | R-0<br>IS<2>  |
| 23:16     | R-1            | R-0            | R-0            | R-1            | R-1            | R-0            | R-1           | R-1           |
|           | IS<1:0>        |                | IL<2:0>        |                |                | IA<2:0>        |               |               |
| 15:8      | R-0            | R-0            | R-0            | R-0            | R-1            | R-1            | R-0           | R-1           |
|           | DS<2:0>        |                |                | DL<2:0>        |                | DA<2:1>        |               |               |
| 7:0       | R-1<br>DA<0>   | U-0<br>—       | U-0<br>—       | R-1<br>PC      | R-1<br>WR      | R-0<br>CA      | R-1<br>EP     | R-1<br>FP     |

|                   |                  |                      |                                    |
|-------------------|------------------|----------------------|------------------------------------|
| <b>Legend:</b>    | r = Reserved bit | W = Writable bit     | U = Unimplemented bit, read as '0' |
| R = Readable bit  | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown                 |
| -n = Value at POR |                  |                      |                                    |

bit 31 **Reserved:** This bit is hardwired to a '1' to indicate the presence of the Config2 register.

bit 30-25 **MMU Size<5:0>:** Contains the number of TLB entries minus 1

001111 = 16 TLB entries

bit 24-22 **IS<2:0>:** Instruction Cache Sets bits

010 = Contains 256 instruction cache sets per way

bit 21-19 **IL<2:0>:** Instruction-Cache Line bits

011 = Contains instruction cache line size of 16 bytes

bit 18-16 **IA<2:0>:** Instruction-Cache Associativity bits

011 = Contains 4-way instruction cache associativity

bit 15-13 **DS<2:0>:** Data-Cache Sets bits

000 = Contains 64 data cache sets per way

bit 12-10 **DL<2:0>:** Data-Cache Line bits

011 = Contains data cache line size of 16 bytes

bit 9-7 **DA<2:0>:** Data-Cache Associativity bits

011 = Contains the 4-way set associativity for the data cache

bit 6-5 **Unimplemented:** Read as '0'

bit 4 **PC:** Performance Counter bit

1 = The processor core contains Performance Counters

bit 3 **WR:** Watch Register Presence bit

1 = No Watch registers are present

bit 2 **CA:** Code Compression Implemented bit

0 = No MIPS16e<sup>®</sup> present

bit 1 **EP:** EJTAG Present bit


1 = Core implements EJTAG

bit 0 **FP:** Floating Point Unit bit

1 = Floating Point Unit is present

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**FIGURE 4-3: MEMORY MAP FOR DEVICES WITH 1024 KB OF PROGRAM MEMORY AND 512 KB OF RAM<sup>(1,2)</sup>**



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

## 4.1.1 BOOT FLASH SEQUENCE AND CONFIGURATION SPACES

Sequence space is used to identify which boot Flash is aliased by aliased regions. If the value programmed into the TSEQ<15:0> bits of the BF1SEQ3 word is equal to or greater than the value programmed into the TSEQ<15:0> bits of the BF2SEQ3 word, boot Flash 1 is aliased by the lower boot alias region, and boot Flash 2 is aliased by the upper boot alias region. If the TSEQ<15:0> bits of the BF2SEQ3 word is greater than the TSEQ<15:0> bits of the BF1SEQ3 word, the opposite is true (see Table 4-2 and Table 4-3 for BFxSEQ3 word memory locations).

The CSEQ<15:0> bits must contain the one's complement value of the TSEQ<15:0> bits; otherwise, the value of the TSEQ<15:0> bits is considered invalid, and an alternate sequence is used. See **Section 4.1.2 “Alternate Sequence and Configuration Words”** for more information.

Once boot Flash memories are aliased, configuration space located in the lower boot alias region is used as the basis for the Configuration words, DEVSIGN0, DEVCP0, and DEVCFGx (and the associated alternate configuration registers). This means that the boot Flash region to be aliased by lower boot alias region memory must contain configuration values in the appropriate memory locations.

|   |
|---|
| <p><b>Note:</b> Do not use word program operation (NVMOP&lt;3:0&gt; = 0001) when programming data into the sequence and configuration spaces.</p> |
|---|

## 4.1.2 ALTERNATE SEQUENCE AND CONFIGURATION WORDS

Every word in the configuration space and sequence space has an associated alternate word (designated by the letter A as the first letter in the name of the word). During device start-up, primary words are read and if uncorrectable ECC errors are found, the BCFGERR (RCON<27>) flag is set and alternate words are used. If uncorrectable ECC errors are found in primary and alternate words, the BCFGFAIL (RCON<26>) flag is set and the default configuration is used.

TABLE 4-6: SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS

| Target Number | Target Description <sup>(5)</sup>  | SBTxREGy Register |                                       |                        |                                      |                  |                |                | SBTxRDy Register |  | SBTxWRy Register |   |
|---------------|--|-------------------|---------------------------------------|------------------------|--------------------------------------|------------------|----------------|----------------|------------------|--|------------------|---|
|               |  | Name              | Region Base (BASE<21:0>) (see Note 2) | Physical Start Address | Region Size (SIZE<4:0>) (see Note 3) | Region Size      | Priority (PRI) | Priority Level | Name             | Read Permission (GROUP3, GROUP2, GROUP1, GROUP0) | Name             | Write Permission (GROUP3, GROUP2, GROUP1, GROUP0) |
| 0             | System Bus   | SBT0REG0          | R                                     | 0x1F8F0000             | R                                    | 64 KB            | —              | 0              | SBT0RD0          | R/W <sup>(1)</sup>                               | SBT0WR0          | R/W <sup>(1)</sup>                                |
|               |  | SBT0REG1          | R                                     | 0x1F8F8000             | R                                    | 32 KB            | —              | 3              | SBT0RD1          | R/W <sup>(1)</sup>                               | SBT0WR1          | R/W <sup>(1)</sup>                                |
| 1             | Flash Memory <sup>(6)</sup> :<br>Program Flash<br>Boot Flash<br>Prefetch Module  | SBT1REG0          | R                                     | 0x1D000000             | R <sup>(4)</sup>                     | R <sup>(4)</sup> | —              | 0              | SBT1RD0          | R/W <sup>(1)</sup>                               | SBT1WR0          | 0, 0, 0, 0  |
|               |  | SBT1REG2          | R                                     | 0x1F8E0000             | R                                    | 4 KB             | 1              | 2              | SBT1RD2          | R/W <sup>(1)</sup>                               | SBT1WR2          | R/W <sup>(1)</sup>                                |
|               |  | SBT1REG3          | R/W                                   | R/W                    | R/W                                  | R/W              | 1              | 2              | SBT1RD3          | R/W <sup>(1)</sup>                               | SBT1WR3          | 0, 0, 0, 0  |
|               |  | SBT1REG4          | R/W                                   | R/W                    | R/W                                  | R/W              | 1              | 2              | SBT1RD4          | R/W <sup>(1)</sup>                               | SBT1WR4          | 0, 0, 0, 0  |
|               |  | SBT1REG5          | R/W                                   | R/W                    | R/W                                  | R/W              | 1              | 2              | SBT1RD5          | R/W <sup>(1)</sup>                               | SBT1WR5          | 0, 0, 0, 0  |
|               |  | SBT1REG6          | R/W                                   | R/W                    | R/W                                  | R/W              | 1              | 2              | SBT1RD6          | R/W <sup>(1)</sup>                               | SBT1WR6          | 0, 0, 0, 0  |
|               |  | SBT1REG7          | R/W                                   | R/W                    | R/W                                  | R/W              | 0              | 1              | SBT1RD7          | R/W <sup>(1)</sup>                               | SBT1WR7          | 0, 0, 0, 0  |
|               |  | SBT1REG8          | R/W                                   | R/W                    | R/W                                  | R/W              | 0              | 1              | SBT1RD8          | R/W <sup>(1)</sup>                               | SBT1WR8          | 0, 0, 0, 0  |
| 2             | RAM Bank 1 Memory  | SBT2REG0          | R                                     | 0x00000000             | R <sup>(4)</sup>                     | R <sup>(4)</sup> | —              | 0              | SBT2RD0          | R/W <sup>(1)</sup>                               | SBT2WR0          | R/W <sup>(1)</sup>                                |
|               |  | SBT2REG1          | R/W                                   | R/W                    | R/W                                  | R/W              | —              | 3              | SBT2RD1          | R/W <sup>(1)</sup>                               | SBT2WR1          | R/W <sup>(1)</sup>                                |
|               |  | SBT2REG2          | R/W                                   | R/W                    | R/W                                  | R/W              | 0              | 1              | SBT2RD2          | R/W <sup>(1)</sup>                               | SBT2WR2          | R/W <sup>(1)</sup>                                |
| 3             | RAM Bank 2 Memory  | SBT3REG0          | R <sup>(4)</sup>                      | R <sup>(4)</sup>       | R <sup>(4)</sup>                     | R <sup>(4)</sup> | —              | 0              | SBT3RD0          | R/W <sup>(1)</sup>                               | SBT3WR0          | R/W <sup>(1)</sup>                                |
|               |  | SBT3REG1          | R/W                                   | R/W                    | R/W                                  | R/W              | —              | 3              | SBT3RD1          | R/W <sup>(1)</sup>                               | SBT3WR1          | R/W <sup>(1)</sup>                                |
|               |  | SBT3REG2          | R/W                                   | R/W                    | R/W                                  | R/W              | 0              | 1              | SBT3RD2          | R/W <sup>(1)</sup>                               | SBT3WR2          | R/W <sup>(1)</sup>                                |
| 4             | External Memory via EBI and EBI Module <sup>(6)</sup>  | SBT4REG0          | R                                     | 0x20000000             | R                                    | 64 MB            | —              | 0              | SBT4RD0          | R/W <sup>(1)</sup>                               | SBT4WR0          | R/W <sup>(1)</sup>                                |
|               |  | SBT4REG2          | R                                     | 0x1F8E1000             | R                                    | 4 KB             | 0              | 1              | SBT4RD2          | R/W <sup>(1)</sup>                               | SBT4WR2          | R/W <sup>(1)</sup>                                |
| 5             | Peripheral Set 1:<br>System Control<br>Flash Control<br>DMT/WDT<br>RTCC<br>CVR<br>PPS Input<br>PPS Output<br>Interrupts<br>DMA | SBT5REG0          | R                                     | 0x1F800000             | R                                    | 128 KB           | —              | 0              | SBT5RD0          | R/W <sup>(1)</sup>                               | SBT5WR0          | R/W <sup>(1)</sup>                                |
|               |  | SBT5REG1          | R/W                                   | R/W                    | R/W                                  | R/W              | —              | 3              | SBT5RD1          | R/W <sup>(1)</sup>                               | SBT5WR1          | R/W <sup>(1)</sup>                                |
|               |  | SBT5REG2          | R/W                                   | R/W                    | R/W                                  | R/W              | 0              | 1              | SBT5RD2          | R/W <sup>(1)</sup>                               | SBT5WR2          | R/W <sup>(1)</sup>                                |

**Legend:** R = Read; R/W = Read/Write; 'x' in a register name = 0-13; 'y' in a register name = 0-8.

**Note 1:** Reset values for these bits are '0', '1', '1', '1', respectively.

**Note 2:** The BASE<21:0> bits must be set to the corresponding Physical Address and right shifted by 10 bits. For Read-only bits, this value is set by hardware on Reset.

**Note 3:** The SIZE<4:0> bits must be set to the corresponding Region Size, based on the following formula: Region Size =  $2^{(SIZE-1)} \times 1024$  bytes. For read-only bits, this value is set by hardware on Reset.

**Note 4:** Refer to the Device Memory Maps (Figure 4-1 through Figure 4-4) for specific device memory sizes and start addresses.

**Note 5:** See Table 4-1 for information on specific target memory size and start addresses.

**Note 6:** The SBTxREG1 SFRs are reserved, and therefore, are not listed in this table for this target.

**TABLE 4-9: SYSTEM BUS TARGET 1 REGISTER MAP**

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |             |       |           |      |          |      |      |      |        |            | All<br>Resets |        |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-------------|-------|-----------|------|----------|------|------|------|--------|------------|---------------|--------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11       | 26/10 | 25/9      | 24/8 | 23/7     | 22/6 | 21/5 | 20/4 | 19/3   | 18/2       |               | 17/1   | 16/0 |
| 8420                        | SBT1ELOG1        | 31:16     | MULTI       | —     | —     | —     | CODE<3:0>   |       |           |      | —        | —    | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       | REGION<3:0> |       |           |      | CMD<2:0> |      |      |      | 0000   |            |               |        |      |
| 8424                        | SBT1ELOG2        | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | GROUP<1:0> |               | 0000   |      |
| 8428                        | SBT1ECON         | 31:16     | —           | —     | —     | —     | —           | —     | ERRP      | —    | —        | —    | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | 0000   |      |
| 8430                        | SBT1ECLRS        | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | CLEAR         | 0000   |      |
| 8438                        | SBT1ECLRM        | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | CLEAR         | 0000   |      |
| 8440                        | SBT1REG0         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |          |      |      |      |        |            | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |          |      | —    | —    | —      | —          | xxxx          |        |      |
| 8450                        | SBT1RD0          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 8458                        | SBT1WR0          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 8480                        | SBT1REG2         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |          |      |      |      |        |            | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |          |      | —    | —    | —      | —          | xxxx          |        |      |
| 8490                        | SBT1RD2          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 8498                        | SBT1WR2          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 84A0                        | SBT1REG3         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |          |      |      |      |        |            | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |          |      | —    | —    | —      | —          | xxxx          |        |      |
| 84B0                        | SBT1RD3          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 84B8                        | SBT1WR3          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 84C0                        | SBT1REG4         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |          |      |      |      |        |            | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |          |      | —    | —    | —      | —          | xxxx          |        |      |
| 84D0                        | SBT1RD4          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| 84D8                        | SBT1WR4          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —        | —    | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

## 5.0 FLASH PROGRAM MEMORY

**Note:** This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 52. “Flash Program Memory with Support for Live Update”** (DS60001193) in the *“PIC32 Family Reference Manual”*, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

PIC32MZ EF devices contain an internal Flash program memory for executing user code, which includes the following features:

- Two Flash banks for live update support
- Dual boot support
- Write protection for program and boot Flash
- ECC support

There are three methods by which the user can program this memory:

- Run-Time Self-Programming (RTSP)
- EJTAG Programming
- In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 52. “Flash Program Memory with Support for Live Update”** (DS60001193) in the *“PIC32 Family Reference Manual”*.

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the *“PIC32 Flash Programming Specification”* (DS60001145), which is available for download from the Microchip web site ([www.microchip.com](http://www.microchip.com)).

**Note:** In PIC32MZ EF devices, the Flash page size is 16 KB (4K IW) and the row size is 2 KB (512 IW).

## 5.1 Flash Control Registers

**TABLE 5-1: FLASH CONTROLLER REGISTER MAP**

| Virtual Address<br>(BF80_#) | Register<br>Name       | Bit Range | Bits             |       |       |        |       |       |       |       |               |        |        |       |       |            |       | All Resets |      |
|-----------------------------|------------------------|-----------|------------------|-------|-------|--------|-------|-------|-------|-------|---------------|--------|--------|-------|-------|------------|-------|------------|------|
|                             |                        |           | 31/15            | 30/14 | 29/13 | 28/12  | 27/11 | 26/10 | 25/9  | 24/8  | 23/7          | 22/6   | 21/5   | 20/4  | 19/3  | 18/2       | 17/1  |            | 16/0 |
| 0600                        | NVMCON <sup>(1)</sup>  | 31:16     | —                | —     | —     | —      | —     | —     | —     | —     | —             | —      | —      | —     | —     | —          | —     | —          | 0000 |
|                             |                        | 15:0      | WR               | WREN  | WRERR | LVDERR | —     | —     | —     | —     | —             | PFSWAP | BFSWAP | —     | —     | NVMOP<3:0> |       |            | 00x0 |
| 0610                        | NVMKEY                 | 31:16     | NVMKEY<31:0>     |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0620                        | NVMADDR <sup>(1)</sup> | 31:16     | NVMADDR<31:0>    |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0630                        | NVMDATA0               | 31:16     | NVMDATA0<31:0>   |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0640                        | NVMDATA1               | 31:16     | NVMDATA1<31:0>   |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0650                        | NVMDATA2               | 31:16     | NVMDATA2<31:0>   |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0660                        | NVMDATA3               | 31:16     | NVMDATA3<31:0>   |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0670                        | NVMSRC<br>ADDR         | 31:16     | NVMSRCADDR<31:0> |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0680                        | NVMPWP <sup>(1)</sup>  | 31:16     | PWPLOCK          | —     | —     | —      | —     | —     | —     | —     | PWP<23:16>    |        |        |       |       |            |       | 8000       |      |
|                             |                        | 15:0      | PWP<15:0>        |       |       |        |       |       |       |       |               |        |        |       |       |            |       | 0000       |      |
| 0690                        | NVMBWP <sup>(1)</sup>  | 31:16     | —                | —     | —     | —      | —     | —     | —     | —     | —             | —      | —      | —     | —     | —          | —     | —          | 0000 |
|                             |                        | 15:0      | LBWPLOCK         | —     | —     | LBWP4  | LBWP3 | LBWP2 | LBWP1 | LBWP0 | UBWPLOCK      | —      | —      | UBWP4 | UBWP3 | UBWP2      | UBWP1 | UBWP0      | 9FDF |
| 06A0                        | NVMCON2 <sup>(1)</sup> | 31:16     | —                | —     | —     | —      | —     | —     | —     | —     | —             | —      | —      | —     | —     | —          | —     | —          | 001F |
|                             |                        | 15:0      | —                | —     | —     | —      | —     | —     | —     | —     | SWAPLOCK<1:0> |        |        | —     | —     | —          | —     | —          | 0000 |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 7-2: INTERRUPT IRQ, VECTOR, AND BIT LOCATION (CONTINUED)**

| Interrupt Source <sup>(1)</sup>                 | XC32 Vector Name              | IRQ # | Vector #     | Interrupt Bit Location |          |              |              | Persistent Interrupt |
|---|-------------------------------|-------|--------------|------------------------|----------|--------------|--------------|----------------------|
|   |                               |       |              | Flag                   | Enable   | Priority     | Sub-priority |                      |
| System Bus Protection Violation                 | _SYSTEM_BUS_PROTECTION_VECTOR | 106   | OFF106<17:1> | IFS3<10>               | IEC3<10> | IPC26<20:18> | IPC26<17:16> | Yes                  |
| Crypto Engine Event                             | _CRYPTO_VECTOR                | 107   | OFF107<17:1> | IFS3<11>               | IEC3<11> | IPC26<28:26> | IPC26<25:24> | Yes                  |
| Reserved  | —                             | 108   | —            | —                      | —        | —            | —            | —                    |
| SPI1 Fault                                      | _SPI1_FAULT_VECTOR            | 109   | OFF109<17:1> | IFS3<13>               | IEC3<13> | IPC27<12:10> | IPC27<9:8>   | Yes                  |
| SPI1 Receive Done                               | _SPI1_RX_VECTOR               | 110   | OFF110<17:1> | IFS3<14>               | IEC3<14> | IPC27<20:18> | IPC27<17:16> | Yes                  |
| SPI1 Transfer Done                              | _SPI1_TX_VECTOR               | 111   | OFF111<17:1> | IFS3<15>               | IEC3<15> | IPC27<28:26> | IPC27<25:24> | Yes                  |
| UART1 Fault                                     | _UART1_FAULT_VECTOR           | 112   | OFF112<17:1> | IFS3<16>               | IEC3<16> | IPC28<4:2>   | IPC28<1:0>   | Yes                  |
| UART1 Receive Done                              | _UART1_RX_VECTOR              | 113   | OFF113<17:1> | IFS3<17>               | IEC3<17> | IPC28<12:10> | IPC28<9:8>   | Yes                  |
| UART1 Transfer Done                             | _UART1_TX_VECTOR              | 114   | OFF114<17:1> | IFS3<18>               | IEC3<18> | IPC28<20:18> | IPC28<17:16> | Yes                  |
| I2C1 Bus Collision Event                        | _I2C1_BUS_VECTOR              | 115   | OFF115<17:1> | IFS3<19>               | IEC3<19> | IPC28<28:26> | IPC28<25:24> | Yes                  |
| I2C1 Slave Event                                | _I2C1_SLAVE_VECTOR            | 116   | OFF116<17:1> | IFS3<20>               | IEC3<20> | IPC29<4:2>   | IPC29<1:0>   | Yes                  |
| I2C1 Master Event                               | _I2C1_MASTER_VECTOR           | 117   | OFF117<17:1> | IFS3<21>               | IEC3<21> | IPC29<12:10> | IPC29<9:8>   | Yes                  |
| PORTA Input Change Interrupt <sup>(2)</sup>     | _CHANGE_NOTICE_A_VECTOR       | 118   | OFF118<17:1> | IFS3<22>               | IEC3<22> | IPC29<20:18> | IPC29<17:16> | Yes                  |
| PORTB Input Change Interrupt                    | _CHANGE_NOTICE_B_VECTOR       | 119   | OFF119<17:1> | IFS3<23>               | IEC3<23> | IPC29<28:26> | IPC29<25:24> | Yes                  |
| PORTC Input Change Interrupt                    | _CHANGE_NOTICE_C_VECTOR       | 120   | OFF120<17:1> | IFS3<24>               | IEC3<24> | IPC30<4:2>   | IPC30<1:0>   | Yes                  |
| PORTD Input Change Interrupt                    | _CHANGE_NOTICE_D_VECTOR       | 121   | OFF121<17:1> | IFS3<25>               | IEC3<25> | IPC30<12:10> | IPC30<9:8>   | Yes                  |
| PORTE Input Change Interrupt                    | _CHANGE_NOTICE_E_VECTOR       | 122   | OFF122<17:1> | IFS3<26>               | IEC3<26> | IPC30<20:18> | IPC30<17:16> | Yes                  |
| PORTF Input Change Interrupt                    | _CHANGE_NOTICE_F_VECTOR       | 123   | OFF123<17:1> | IFS3<27>               | IEC3<27> | IPC30<28:26> | IPC30<25:24> | Yes                  |
| PORTG Input Change Interrupt                    | _CHANGE_NOTICE_G_VECTOR       | 124   | OFF124<17:1> | IFS3<28>               | IEC3<28> | IPC31<4:2>   | IPC31<1:0>   | Yes                  |
| PORTH Input Change Interrupt <sup>(2,3)</sup>   | _CHANGE_NOTICE_H_VECTOR       | 125   | OFF125<17:1> | IFS3<29>               | IEC3<29> | IPC31<12:10> | IPC31<9:8>   | Yes                  |
| PORTJ Input Change Interrupt <sup>(2,3)</sup>   | _CHANGE_NOTICE_J_VECTOR       | 126   | OFF126<17:1> | IFS3<30>               | IEC3<30> | IPC31<20:18> | IPC31<17:16> | Yes                  |
| PORTK Input Change Interrupt <sup>(2,3,4)</sup> | _CHANGE_NOTICE_K_VECTOR       | 127   | OFF127<17:1> | IFS3<31>               | IEC3<31> | IPC31<28:26> | IPC31<25:24> | Yes                  |
| Parallel Master Port                            | _PMP_VECTOR                   | 128   | OFF128<17:1> | IFS4<0>                | IEC4<0>  | IPC32<4:2>   | IPC32<1:0>   | Yes                  |
| Parallel Master Port Error                      | _PMP_ERROR_VECTOR             | 129   | OFF129<17:1> | IFS4<1>                | IEC4<1>  | IPC32<12:10> | IPC32<9:8>   | Yes                  |
| Comparator 1 Interrupt                          | _COMPARATOR_1_VECTOR          | 130   | OFF130<17:1> | IFS4<2>                | IEC4<2>  | IPC32<20:18> | IPC32<17:16> | No                   |
| Comparator 2 Interrupt                          | _COMPARATOR_2_VECTOR          | 131   | OFF131<17:1> | IFS4<3>                | IEC4<3>  | IPC32<28:26> | IPC32<25:24> | No                   |
| USB General Event                               | _USB1_VECTOR                  | 132   | OFF132<17:1> | IFS4<4>                | IEC4<4>  | IPC33<4:2>   | IPC33<1:0>   | Yes                  |
| USB DMA Event                                   | _USB1_DMA_VECTOR              | 133   | OFF133<17:1> | IFS4<5>                | IEC4<5>  | IPC33<12:10> | IPC33<9:8>   | Yes                  |

**Note 1:** Not all interrupt sources are available on all devices. See **TABLE 1: “PIC32MZ EF Family Features”** for the list of available peripherals.

- 2:** This interrupt source is not available on 64-pin devices.  
**3:** This interrupt source is not available on 100-pin devices.  
**4:** This interrupt source is not available on 124-pin devices.



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 10-16: DCHxCSIZ: DMA CHANNEL x CELL-SIZE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHCSIZ<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHCSIZ<7:0>    |                |                |                |                |                |               |               |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **CHCSIZ<15:0>:** Channel Cell-Size bits

1111111111111111 = 65,535 bytes transferred on an event

•  
•

0000000000000010 = 2 bytes transferred on an event

0000000000000001 = 1 byte transferred on an event

0000000000000000 = 65,536 bytes transferred on an event

## REGISTER 10-17: DCHxCPTR: DMA CHANNEL x CELL POINTER REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | CHCPTR<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | CHCPTR<7:0>    |                |                |                |                |                |               |               |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **CHCPTR<15:0>:** Channel Cell Progress Pointer bits

1111111111111111 = 65,535 bytes have been transferred since the last event

•  
•

0000000000000001 = 1 byte has been transferred since the last event

0000000000000000 = 0 bytes have been transferred since the last event

**Note:** When in Pattern Detect mode, this register is reset on a pattern detect.

TABLE 12-17: PORTH REGISTER MAP FOR 124-PIN DEVICES ONLY


| Virtual Address<br>(BF86_#) | Register<br>Name(1) | Bit Range | Bits  |       |               |               |                |               |              |              |      |              |              |              |      |      |      | All<br>Resets |              |
|-----------------------------|---------------------|-----------|-------|-------|---------------|---------------|----------------|---------------|--------------|--------------|------|--------------|--------------|--------------|------|------|------|---------------|--------------|
|                             |                     |           | 31/15 | 30/14 | 29/13         | 28/12         | 27/11          | 26/10         | 25/9         | 24/8         | 23/7 | 22/6         | 21/5         | 20/4         | 19/3 | 18/2 | 17/1 |               | 16/0         |
| 0700                        | ANSELH              | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | —            |
| 0710                        | TRISH               | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | TRISH13       | TRISH12       | —              | TRISH10       | TRISH9       | TRISH8       | —    | TRISH6       | TRISH5       | TRISH4       | —    | —    | —    | TRISH1        | TRISH0       |
| 0720                        | PORTH               | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | RH13          | RH12          | —              | RH10          | RH9          | RH8          | —    | RH6          | RH5          | RH4          | —    | —    | —    | RH1           | RH0          |
| 0730                        | LATH                | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | LATH13        | LATH12        | —              | LATH10        | LATH9        | LATH8        | —    | LATH6        | LATH5        | LATH4        | —    | —    | —    | LATH1         | LATH0        |
| 0740                        | ODCH                | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | ODCH13        | ODCH12        | —              | ODCH10        | ODCH9        | ODCH8        | —    | ODCH6        | ODCH5        | ODCH4        | —    | —    | —    | ODCH1         | ODCH0        |
| 0750                        | CNPUH               | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | CNPUH13       | CNPUH12       | —              | CNPUH10       | CNPUH9       | CNPUH8       | —    | CNPUH6       | CNPUH5       | CNPUH4       | —    | —    | —    | CNPUH1        | CNPUH0       |
| 0760                        | CNPDH               | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | CNPDH13       | CNPDH12       | —              | CNPDH10       | CNPDH9       | CNPDH8       | —    | CNPDH6       | CNPDH5       | CNPDH4       | —    | —    | —    | CNPDH1        | CNPDH0       |
| 0770                        | CNCONH              | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | ON    | —     | —             | —             | EDGE<br>DETECT | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | —            |
| 0780                        | CNENH               | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | CNENH13       | CNENH12       | —              | CNENH10       | CNENH9       | CNENH8       | —    | CNENH6       | CNENH5       | CNENH4       | —    | —    | —    | CNENH1        | CNENH0       |
| 0790                        | CNSTATH             | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | CN<br>STATH13 | CN<br>STATH12 | —              | CN<br>STATH10 | CN<br>STATH9 | CN<br>STATH8 | —    | CN<br>STATH6 | CN<br>STATH5 | CN<br>STATH4 | —    | —    | —    | CN<br>STATH1  | CN<br>STATH0 |
| 07A0                        | CNNEH               | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | CNNEH13       | CNNEH12       | —              | CNNEH10       | CNNEH9       | CNNEH8       | —    | CNNEH6       | CNNEH5       | CNNEH4       | —    | —    | —    | CNNEH1        | CNNEH0       |
| 07B0                        | CNFH                | 31:16     | —     | —     | —             | —             | —              | —             | —            | —            | —    | —            | —            | —            | —    | —    | —    | —             | 0000         |
|                             |                     | 15:0      | —     | —     | CNFH13        | CNFH12        | —              | CNFH10        | CNFH9        | CNFH8        | —    | CNFH6        | CNFH5        | CNFH4        | —    | —    | —    | CNFH1         | CNFH0        |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**FIGURE 14-2: TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9 BLOCK DIAGRAM (32-BIT)**



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 19-1: SPIxCON: SPI CONTROL REGISTER (CONTINUED)

- bit 17 **SPIFE**: Frame Sync Pulse Edge Select bit (Framed SPI mode only)  
 1 = Frame synchronization pulse coincides with the first bit clock  
 0 = Frame synchronization pulse precedes the first bit clock
- bit 16 **ENHBUF**: Enhanced Buffer Enable bit<sup>(1)</sup>  
 1 = Enhanced Buffer mode is enabled  
 0 = Enhanced Buffer mode is disabled
- bit 15 **ON**: SPI/I<sup>2</sup>S Module On bit  
 1 = SPI/I<sup>2</sup>S module is enabled  
 0 = SPI/I<sup>2</sup>S module is disabled
- bit 14 **Unimplemented**: Read as '0'
- bit 13 **SIDL**: Stop in Idle Mode bit  
 1 = Discontinue operation when CPU enters in Idle mode  
 0 = Continue operation in Idle mode
- bit 12 **DISSDO**: Disable SDOx pin bit<sup>(4)</sup>  
 1 = SDOx pin is not used by the module. Pin is controlled by associated PORT register  
 0 = SDOx pin is controlled by the module
- bit 11-10 **MODE<32,16>**: 32/16-Bit Communication Select bits  
 When AUDEN = 1:
- | MODE32 | MODE16 | Communication   |
|--------|--------|---|
| 1      | 1      | 24-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame |
| 1      | 0      | 32-bit Data, 32-bit FIFO, 32-bit Channel/64-bit Frame |
| 0      | 1      | 16-bit Data, 16-bit FIFO, 32-bit Channel/64-bit Frame |
| 0      | 0      | 16-bit Data, 16-bit FIFO, 16-bit Channel/32-bit Frame |
- When AUDEN = 0:
- | MODE32 | MODE16 | Communication |
|--------|--------|---------------|
| 1      | x      | 32-bit        |
| 0      | 1      | 16-bit        |
| 0      | 0      | 8-bit         |
- bit 9 **SMP**: SPI Data Input Sample Phase bit  
 Master mode (MSTEN = 1):  
 1 = Input data sampled at end of data output time  
 0 = Input data sampled at middle of data output time  
 Slave mode (MSTEN = 0):  
 SMP value is ignored when SPI is used in Slave mode. The module always uses SMP = 0.
- bit 8 **CKE**: SPI Clock Edge Select bit<sup>(2)</sup>  
 1 = Serial output data changes on transition from active clock state to Idle clock state (see CKP bit)  
 0 = Serial output data changes on transition from Idle clock state to active clock state (see CKP bit)
- bit 7 **SSEN**: Slave Select Enable (Slave mode) bit  
 1 =  $\overline{SSx}$  pin is used for Slave mode  
 0 =  $\overline{SSx}$  pin is not used for Slave mode, pin is controlled by the port function.
- bit 6 **CKP**: Clock Polarity Select bit<sup>(3)</sup>  
 1 = Idle state for clock is a high level; active state is a low level  
 0 = Idle state for clock is a low level; active state is a high level

- Note 1:** This bit can only be written when the ON bit = 0. Refer to **Section 37.0 “Electrical Characteristics”** for maximum clock frequency requirements.
- 2:** This bit is not used in the Framed SPI mode. The user should program this bit to '0' for the Framed SPI mode (FRMEN = 1).
- 3:** When AUDEN = 1, the SPI/I<sup>2</sup>S module functions as if the CKP bit is equal to '1', regardless of the actual value of the CKP bit.
- 4:** This bit present for legacy compatibility and is superseded by PPS functionality on these devices (see **Section 12.4 “Peripheral Pin Select (PPS)”** for more information).

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 23-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | RDATAIN<15:8>  |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | RDATAIN<7:0>   |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **RDATAIN<15:0>:** Port Read Input Data bits

**Note:** This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register (Register 23-5) is used for reads instead of PMRDIN.

## 26.1 Crypto Engine Control Registers

**TABLE 26-2: CRYPTO ENGINE REGISTER MAP**

| Virtual Address<br>(BF8E_#) | Register<br>Name | Bit Range | Bits           |       |            |       |               |       |      |              |              |       |        |       |        |         | All Resets |        |
|-----------------------------|------------------|-----------|----------------|-------|------------|-------|---------------|-------|------|--------------|--------------|-------|--------|-------|--------|---------|------------|--------|
|                             |                  |           | 31/15          | 30/14 | 29/13      | 28/12 | 27/11         | 26/10 | 25/9 | 24/8         | 23/7         | 22/6  | 21/5   | 20/4  | 19/3   | 18/2    |            | 17/1   |
| 5000                        | CEVER            | 31:16     | REVISION<7:0>  |       |            |       |               |       |      | VERSION<7:0> |              |       |        |       |        |         | 0000       |        |
|                             |                  | 15:0      | ID<15:0>       |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
| 5004                        | CECON            | 31:16     | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | —      | —       | —          | 0000   |
|                             |                  | 15:0      | —              | —     | —          | —     | —             | —     | —    | —            | SWAPOEN      | SWRST | SWAPEN | —     | —      | BDPCHST | BDPPLEN    | DMAEN  |
| 5008                        | CEBDADDR         | 31:16     | BDPADDR<31:0>  |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
|                             |                  | 15:0      |                |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
| 500C                        | CEBDPADDR        | 31:16     | BASEADDR<31:0> |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
|                             |                  | 15:0      |                |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
| 5010                        | CESTAT           | 31:16     | ERRMODE<2:0>   |       | ERROP<2:0> |       | ERRPHASE<1:0> |       | —    | —            | BDSTATE<3:0> |       |        | START | ACTIVE | 0000    |            |        |
|                             |                  | 15:0      | BDCTRL<15:0>   |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
| 5014                        | CEINTSRC         | 31:16     | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | —      | —       | —          | 0000   |
|                             |                  | 15:0      | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | AREIF  | PKTIF   | CBDIF      | PENDIF |
| 5018                        | CEINTEN          | 31:16     | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | —      | —       | —          | 0000   |
|                             |                  | 15:0      | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | AREIE  | PKTIE   | CBDIE      | PENDIE |
| 501C                        | CEPOLLCON        | 31:16     | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | —      | —       | —          | 0000   |
|                             |                  | 15:0      | BDPPLCON<15:0> |       |            |       |               |       |      |              |              |       |        |       |        |         | 0000       |        |
| 5020                        | CEHDLEN          | 31:16     | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | —      | —       | —          | 0000   |
|                             |                  | 15:0      | —              | —     | —          | —     | —             | —     | —    | —            | HDRLEN<7:0>  |       |        |       |        |         |            | 0000   |
| 5024                        | CETRLLEN         | 31:16     | —              | —     | —          | —     | —             | —     | —    | —            | —            | —     | —      | —     | —      | —       | —          | 0000   |
|                             |                  | 15:0      | —              | —     | —          | —     | —             | —     | —    | —            | TRLLEN<7:0>  |       |        |       |        |         |            | 0000   |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 29-2: CAN2 REGISTER SUMMARY FOR PIC32MZXXXECF AND PIC32MZXXXECH DEVICES**

| Virtual Address<br>(BF88_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits           |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | All<br>Resets |   |      |
|-----------------------------|---------------------------------|-----------|----------------|-------------|-------------|----------|----------|-------------|--------------|------------|----------|------------|-------------|------------|-------------|----------|-------------|----------|---------------|---|------|
|                             |                                 |           | 31/15          | 30/14       | 29/13       | 28/12    | 27/11    | 26/10       | 25/9         | 24/8       | 23/7     | 22/6       | 21/5        | 20/4       | 19/3        | 18/2     | 17/1        | 16/0     |               |   |      |
| 1000                        | C2CON                           | 31:16     | —              | —           | —           | —        | ABAT     | REQOP<2:0>  |              |            |          | OPMOD<2:0> |             |            |             | CANCAP   | —           | —        | —             | — | 0480 |
|                             |                                 | 15:0      | ON             | —           | SIDLE       | —        | CANBUSY  | —           | —            | —          | —        | —          | —           | —          | DNCNT<4:0>  |          |             |          | 0000          |   |      |
| 1010                        | C2CFG                           | 31:16     | —              | —           | —           | —        | —        | —           | —            | —          | —        | WAKFIL     | —           | —          | SEG2PH<2:0> |          |             |          | 0000          |   |      |
|                             |                                 | 15:0      | SEG2PHTS       | SAM         | SEG1PH<2:0> |          |          |             | PRSEG<2:0>   |            |          |            | SJW<1:0>    |            | BRP<5:0>    |          |             |          | 0000          |   |      |
| 1020                        | C2INT                           | 31:16     | IVRIE          | WAKIE       | CERRIE      | SERRIE   | RBOVIE   | —           | —            | —          | —        | —          | —           | —          | MODIE       | CTMRIE   | RBIE        | TBIE     | 0000          |   |      |
|                             |                                 | 15:0      | IVRIF          | WAKIF       | CERRIF      | SERRIF   | RBOVIF   | —           | —            | —          | —        | —          | —           | —          | MODIF       | CTMRIF   | RBIF        | TBIF     | 0000          |   |      |
| 1030                        | C2VEC                           | 31:16     | —              | —           | —           | —        | —        | —           | —            | —          | —        | —          | —           | —          | —           | —        | —           | —        | 0000          |   |      |
|                             |                                 | 15:0      | —              | —           | FILHIT<4:0> |          |          |             | —            | ICODE<6:0> |          |            |             |            |             | 0040     |             |          |               |   |      |
| 1040                        | C2TREC                          | 31:16     | —              | —           | —           | —        | —        | —           | —            | —          | —        | —          | TXBO        | TXBP       | RXBP        | TXWARN   | RXWARN      | EWARN    | 0000          |   |      |
|                             |                                 | 15:0      | TERRCNT<7:0>   |             |             |          |          |             | RERRCNT<7:0> |            |          |            |             |            | 0000        |          |             |          |               |   |      |
| 1050                        | C2FSTAT                         | 31:16     | FIFOIP31       | FIFOIP30    | FIFOIP29    | FIFOIP28 | FIFOIP27 | FIFOIP26    | FIFOIP25     | FIFOIP24   | FIFOIP23 | FIFOIP22   | FIFOIP21    | FIFOIP20   | FIFOIP19    | FIFOIP18 | FIFOIP17    | FIFOIP16 | 0000          |   |      |
|                             |                                 | 15:0      | FIFOIP15       | FIFOIP14    | FIFOIP13    | FIFOIP12 | FIFOIP11 | FIFOIP10    | FIFOIP9      | FIFOIP8    | FIFOIP7  | FIFOIP6    | FIFOIP5     | FIFOIP4    | FIFOIP3     | FIFOIP2  | FIFOIP1     | FIFOIP0  | 0000          |   |      |
| 1060                        | C2RXOVF                         | 31:16     | RXOVF31        | RXOVF30     | RXOVF29     | RXOVF28  | RXOVF27  | RXOVF26     | RXOVF25      | RXOVF24    | RXOVF23  | RXOVF22    | RXOVF21     | RXOVF20    | RXOVF19     | RXOVF18  | RXOVF17     | RXOVF16  | 0000          |   |      |
|                             |                                 | 15:0      | RXOVF15        | RXOVF14     | RXOVF13     | RXOVF12  | RXOVF11  | RXOVF10     | RXOVF9       | RXOVF8     | RXOVF7   | RXOVF6     | RXOVF5      | RXOVF4     | RXOVF3      | RXOVF2   | RXOVF1      | RXOVF0   | 0000          |   |      |
| 1070                        | C2TMR                           | 31:16     | CANTS<15:0>    |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | 0000          |   |      |
|                             |                                 | 15:0      | CANTSPRE<15:0> |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | 0000          |   |      |
| 1080                        | C2RXM0                          | 31:16     | SID<10:0>      |             |             |          |          |             |              |            | —        | MIDE       | —           | EID<17:16> |             |          |             | xxxx     |               |   |      |
|                             |                                 | 15:0      | EID<15:0>      |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | xxxx          |   |      |
| 10A0                        | C2RXM1                          | 31:16     | SID<10:0>      |             |             |          |          |             |              |            | —        | MIDE       | —           | EID<17:16> |             |          |             | xxxx     |               |   |      |
|                             |                                 | 15:0      | EID<15:0>      |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | xxxx          |   |      |
| 10B0                        | C2RXM2                          | 31:16     | SID<10:0>      |             |             |          |          |             |              |            | —        | MIDE       | —           | EID<17:16> |             |          |             | xxxx     |               |   |      |
|                             |                                 | 15:0      | EID<15:0>      |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | xxxx          |   |      |
| 10B0                        | C2RXM3                          | 31:16     | SID<10:0>      |             |             |          |          |             |              |            | —        | MIDE       | —           | EID<17:16> |             |          |             | xxxx     |               |   |      |
|                             |                                 | 15:0      | EID<15:0>      |             |             |          |          |             |              |            |          |            |             |            |             |          |             |          | xxxx          |   |      |
| 1010                        | C2FLTCON0                       | 31:16     | FLTEN3         | MSEL3<1:0>  |             |          |          | FSEL3<4:0>  |              |            |          | FLTEN2     | MSEL2<1:0>  |            |             |          | FSEL2<4:0>  |          |               |   | 0000 |
|                             |                                 | 15:0      | FLTEN7         | MSEL1<1:0>  |             |          |          | FSEL1<4:0>  |              |            |          | FLTEN0     | MSEL0<1:0>  |            |             |          | FSEL0<4:0>  |          |               |   | 0000 |
| 10D0                        | C2FLTCON1                       | 31:16     | FLTEN7         | MSEL7<1:0>  |             |          |          | FSEL7<4:0>  |              |            |          | FLTEN6     | MSEL6<1:0>  |            |             |          | FSEL6<4:0>  |          |               |   | 0000 |
|                             |                                 | 15:0      | FLTEN5         | MSEL5<1:0>  |             |          |          | FSEL5<4:0>  |              |            |          | FLTEN4     | MSEL4<1:0>  |            |             |          | FSEL4<4:0>  |          |               |   | 0000 |
| 10E0                        | C2FLTCON2                       | 31:16     | FLTEN11        | MSEL11<1:0> |             |          |          | FSEL11<4:0> |              |            |          | FLTEN10    | MSEL10<1:0> |            |             |          | FSEL10<4:0> |          |               |   | 0000 |
|                             |                                 | 15:0      | FLTEN9         | MSEL9<1:0>  |             |          |          | FSEL9<4:0>  |              |            |          | FLTEN8     | MSEL8<1:0>  |            |             |          | FSEL8<4:0>  |          |               |   | 0000 |
| 10F0                        | C2FLTCON3                       | 31:16     | FLTEN15        | MSEL15<1:0> |             |          |          | FSEL15<4:0> |              |            |          | FLTEN14    | MSEL14<1:0> |            |             |          | FSEL14<4:0> |          |               |   | 0000 |
|                             |                                 | 15:0      | FLTEN13        | MSEL13<1:0> |             |          |          | FSEL13<4:0> |              |            |          | FLTEN12    | MSEL12<1:0> |            |             |          | FSEL12<4:0> |          |               |   | 0000 |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 “CLR, SET, and INV Registers” for more information.


# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 29-10: CiFLTCON0: CAN FILTER CONTROL REGISTER 0 (CONTINUED)

- bit 15      **FLTEN1**: Filter 1 Enable bit  
            1 = Filter is enabled  
            0 = Filter is disabled
- bit 14-13   **MSEL1<1:0>**: Filter 1 Mask Select bits  
            11 = Acceptance Mask 3 selected  
            10 = Acceptance Mask 2 selected  
            01 = Acceptance Mask 1 selected  
            00 = Acceptance Mask 0 selected
- bit 12-8    **FSEL1<4:0>**: FIFO Selection bits  
            11111 = Message matching filter is stored in FIFO buffer 31  
            11110 = Message matching filter is stored in FIFO buffer 30  
            •  
            •  
            •  
            00001 = Message matching filter is stored in FIFO buffer 1  
            00000 = Message matching filter is stored in FIFO buffer 0
- bit 7        **FLTEN0**: Filter 0 Enable bit  
            1 = Filter is enabled  
            0 = Filter is disabled
- bit 6-5     **MSEL0<1:0>**: Filter 0 Mask Select bits  
            11 = Acceptance Mask 3 selected  
            10 = Acceptance Mask 2 selected  
            01 = Acceptance Mask 1 selected  
            00 = Acceptance Mask 0 selected
- bit 4-0     **FSEL0<4:0>**: FIFO Selection bits  
            11111 = Message matching filter is stored in FIFO buffer 31  
            11110 = Message matching filter is stored in FIFO buffer 30  
            •  
            •  
            •  
            00001 = Message matching filter is stored in FIFO buffer 1  
            00000 = Message matching filter is stored in FIFO buffer 0

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

**FIGURE 37-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS**



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 38-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)**

| DC CHARACTERISTICS                       |                        | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended |       |            |   |
|--|------------------------|---|-------|------------|---|
| Param. No.                               | Typical <sup>(2)</sup> | Maximum <sup>(5)</sup>  | Units | Conditions |   |
| <b>Power-Down Current (IPD) (Note 1)</b> |                        |   |       |            |   |
| EDC40m                                   | 20                     | 46  | mA    | +125°C     | Base Power-Down Current   |
| <b>Module Differential Current</b>       |                        |   |       |            |   |
| EDC41e                                   | 15                     | 50  | μA    | 3.6V       | Watchdog Timer Current: $\Delta I_{WDT}$ ( <b>Note 3</b> )          |
| EDC42e                                   | 25                     | 50  | μA    | 3.6V       | RTCC + Timer1 w/32 kHz Crystal: $\Delta I_{RTCC}$ ( <b>Note 3</b> ) |
| EDC43d                                   | 3                      | 3.8   | mA    | 3.6V       | ADC: $\Delta I_{ADC}$ ( <b>Notes 3, 4</b> )                         |
| EDC44                                    | 15                     | 50  | μA    | 3.6V       | Deadman Timer Current: $\Delta I_{DMT}$ ( <b>Note 3</b> )           |

- Note 1:** The test conditions for IPD current measurements are as follows:
- Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
  - OSC2/CLKO is configured as an I/O input pin
  - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
  - CPU is in Sleep mode
  - L1 Cache and Prefetch modules are disabled
  - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
  - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
  - All I/O pins are configured as inputs and pulled to VSS
  - MCLR = VDD
  - RTCC and JTAG are disabled
  - Voltage regulator is in Stand-by mode (VREGS = 0)
- 2:** Data in the “Typical” column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- 3:** The  $\Delta$  current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
- 4:** Voltage regulator is operational (VREGS = 1).
- 5:** Data in the “Maximum” column is at 3.3V, +125°C at specified operating frequency, unless otherwise stated. Parameters are for design guidance only and are not tested.