

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efk064-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

- bit 16 V: Invalid Operation bit
- bit 15 Z: Divide-by-Zero bit
- bit 14 **O:** Overflow bit
- bit 13 U: Underflow bit
- bit 12 I: Inexact bit
- bit 11-7 ENABLES<4:0>: FPU Exception Enable bits

These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the FCSR or one of its alternative representations.

- bit 11 V: Invalid Operation bit
- bit 10 Z: Divide-by-Zero bit
- bit 9 Overflow bit
- bit 8 U: Underflow bit
- bit 7 I: Inexact bit
- bit 6-2 **FLAGS<4:0>:** FPU Flags bits These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.
- bit 6 V: Invalid Operation bit
- bit 5 **Z:** Divide-by-Zero bit
- bit 4 **O:** Overflow bit
- bit 3 U: Underflow bit
- bit 2 I: Inexact bit
- bit 1-0 **RM<1:0>:** Rounding Mode control bits
 - 11 = Round towards Minus Infinity $(-\infty)$
 - 10 = Round towards Plus Infinity (+ ∞)
 - 01 = Round toward Zero (0)
 - 00 = Round to Nearest



	Virtual Memory Map	Physical Memory Map
0xFFFFFFF	Reserved	Reserved 0xFFFFFFF
0xF4000000 0xF3FFFFF	External Memory via	
0xF0000000	SQI	(*) (*) (*) (*) (*) (*) (*) (*)
0xE4000000	Reserved	External Memory via
0xE4000000 0xE3FFFFF	External Memory via	SQI 0x30000000
0xE0000000	EBI	Reserved
0xD4000000	Reserved	0x24000000 0x23FFFFF
0xD3FFFFF	External Memory via	
0xD0000000	SQI	Image: State of the state o
0xC4000000	Reserved	Reserved 0x1FC74000
0xC3FFFFF	External Memory via	Boot Flash
0xC0000000	EBI	(see Figure 4-5)
0xBFFFFFF 0xBFC74000	Reserved	0x1FC00000
0xBFC73FFF	Boot Flash	Reserved 0x1F900000
0.000000	(see Figure 4-5)	SFRs 0x1F8FFFFF
0xBFC00000		(see Table 4-1) 0x1F800000
0xBF900000	Reserved	
0xBF8FFFFF	SFRs	Reserved 0x1D200000
0xBF800000	(see Table 4-1)	
	Reserved	Image: Second
0xBD200000 0xBD1FFFFF		
	Program Flash	Reserved 0x00080000
0xBD000000		RAM ⁽³⁾ 0x0007FFFF
0xA0080000	Reserved	0x00000000
0xA007FFFF		
	RAM ⁽³⁾	
0xA000000		\prec /
0x9FC74000	Reserved	
0x9FC73FFF	Boot Flash	
0x9FC00000	(see Figure 4-5)	
	_	
0x9D200000	Reserved	
0x9D1FFFF		KSEG0 (cacheable)
0.0000000	Program Flash	Ü
0x9D000000		
0x80080000	Reserved	
0x8007FFFF	RAM ⁽³⁾	
0x80000000		
	Reserved	
0x0000000		J
Note 1:	Memory areas are not s	shown to scale.
2:		TLB are initialized by compiler start-up code.
		d into two equal banks: RAM Bank 1 and RAM Bank 2 on a half boundary. bled and the TLB must be set up to access this segment.

6.0 RESETS

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 7**. "**Resets**" (DS60001118) in the "*PIC32 Family Reference Manual*", which is available from the Microchip web site (www.microchip.com/PIC32). The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The device Reset sources are as follows:

- Power-on Reset (POR)
- Master Clear Reset pin (MCLR)
- Software Reset (SWR)
- Watchdog Timer Reset (WDTR)
- Brown-out Reset (BOR)
- Configuration Mismatch Reset (CMR)
- Deadman Timer Reset (DMTR)

A simplified block diagram of the Reset module is illustrated in Figure 6-1.




FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ress)		e								Bi	ts								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF047	31:16	_	_	—	_	_	—	—	_	_		—	_	—	_	VOFF<	:17:16>	0000
USFC	OFF047	15:0								VOFF<15:1>									0000
0600	OFF048	31:16	_	_	—	—	_	_	_	—	_	—	-	—	—	_	VOFF<	:17:16>	0000
0000	011040	15:0						-	-	VOFF<15:1>			-	-					0000
0604	OFF049	31:16	—	_	—	—	—	—	—	—	_	—	-	—	—	—	VOFF<	:17:16>	0000
0004	011043	15:0								VOFF<15:1>								_	0000
0608	OFF050	31:16	—	_	—	—	—	—	—	—		—	—		—	_	VOFF<	:17:16>	0000
0000	011030	15:0								VOFF<15:1>								—	0000
0600	OFF051	31:16	—	—	—	—	—			—	—	—	-	—	—	—	VOFF<	:17:16>	0000
0000	011001	15:0								VOFF<15:1>									0000
0610	OFF052	31:16	—	—	—	—	—			—	—	—	-	—	—	—	VOFF<	:17:16>	0000
0010	011032	15:0						-	-	VOFF<15:1>			-	-				_	0000
0614	OFF053	31:16	—	—	—	—	_	—	—	_	—	_	—	_	—	_	VOFF<	:17:16>	0000
0014	011033	15:0						-	-	VOFF<15:1>			-	-				—	0000
0618	OFF054	31:16	—	_	—	—	—	—	—	—	_	—	-	—	—	—	VOFF<	:17:16>	0000
0010	011004	15:0								VOFF<15:1>								_	0000
0610	OFF055	31:16	—	_	—	—	—	—	—	—	_	—	-	—	—	—	VOFF<	:17:16>	0000
0010	OFF035	15:0								VOFF<15:1>								_	0000
0620	OFF056	31:16	_	_	—	—	_	_	_	—	_	—	-	—	—	_	VOFF<	:17:16>	0000
0020	OFF030	15:0								VOFF<15:1>								_	0000
0624	OFF057	31:16	_	_	—	—	_	—	_	_	_	—	—	—	_	_	VOFF<	:17:16>	0000
0024	011037	15:0								VOFF<15:1>								_	0000
0628	OFF058	31:16	—	_	—	_		—	—	—	_	—	-	—	—		VOFF<	:17:16>	0000
0020	OFF036	15:0			•		-	-	-	VOFF<15:1>		-	-	-	•		-	_	0000
0620	OFF059	31:16	—	_	—	—	-	—	-	-	_	—	-	—	—	—	VOFF<	:17:16>	0000
0020	01 F039	15:0								VOFF<15:1>								_	0000
0630	OFF060	31:16	_		_	_	_	_	_	_			_	_		_	VOFF<	:17:16>	0000
0630		15:0								VOFF<15:1>								_	0000
0624		31:16	_	—	—	—	_	—	—	_	—	—	—	_	_	_	VOFF<	:17:16>	0000
0634	OFF061	15:0								VOFF<15:1>								_	0000

DS60001320D-page 134

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

3: This bit or register is not available on devices without a CAN module.

4: This bit or register is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ress ()	b -	e								Bi	ts								Ś
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF168	31:16	_	_	—	_	_	_	—	_	_	—	—	_	_	_	VOFF<	:17:16>	0000
07E0	UFF 100	15:0								VOFF<15:1>								_	0000
0754	OFF169	31:16	—		—	_				_	—	—	_	_			VOFF<	:17:16>	0000
0764	OFF 109	15:0								VOFF<15:1>								—	0000
0758	OFF170	31:16	—		—	_				_	—	—	-	_			VOFF<	:17:16>	0000
0720	OFFIN	15:0								VOFF<15:1>								_	0000
0750	OFF171	31:16	—		_	_				_	—	—	-	—		-	VOFF<	:17:16>	0000
UIEC	OFFITI	15:0								VOFF<15:1>								_	0000
0750	OFF172	31:16	—		—	_				_	—	—	_	_			VOFF<	:17:16>	0000
07F0	066172	15:0			_					VOFF<15:1>			_				_	—	0000
0754	OFF173	31:16	—	_	—	_	-	-		_	_	—	—	_		_	VOFF<	:17:16>	0000
0764	066173	15:0								VOFF<15:1>								_	0000
0750	OFF174	31:16	_	_	-	-	_	_	_	—	_	—	-	_	—	_	VOFF<	:17:16>	0000
0760	0FF174	15:0								VOFF<15:1>								—	0000
0750	OFF175	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	VOFF<	:17:16>	0000
07FC	0FF175	15:0								VOFF<15:1>								—	0000
0000	OFF176 ⁽²⁾	31:16	_	_	_	_	—	_	—	—	_	—	-	_	—	_	VOFF<	:17:16>	0000
0800	OFF176-7	15:0								VOFF<15:1>								_	0000
0004	OFF177 ⁽²⁾	31:16	_	_	-	_	_	_	_	_	_	_	-	_	_	_	VOFF<	:17:16>	0000
0804	OFF177-7	15:0								VOFF<15:1>								_	0000
0000	055470(2)	31:16	_	_	-	-	_	_	_	_	-	—	-	_	_	_	VOFF<	:17:16>	0000
0808	OFF178 ⁽²⁾	15:0								VOFF<15:1>								_	0000
	055470	31:16	_	_	-	_	—	—	—	—	_	—	_	—	—	—	VOFF<	:17:16>	0000
0800	OFF179	15:0								VOFF<15:1>								_	0000
0040	055400	31:16	_	_	—	_	_	_	_	_	_	—	—	_	_	_	VOFF<	:17:16>	0000
0810	OFF180	15:0								VOFF<15:1>								—	0000
004.4	055404	31:16	-	—	-	—	—	—	—	—	—	—	-	—	—	_	VOFF<	:17:16>	0000
0814	OFF181	15:0								VOFF<15:1>								_	0000
	0.55400	31:16	_	_	_	_	_	—	_		_	—	_	_	_	_	VOFF<	:17:16>	0000
0818	OFF182	15:0								VOFF<15:1>								_	0000

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

3: This bit or register is not available on devices without a CAN module.

4: This bit or register is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	—	_	-	_	_
22.10	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16					-			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				CHPDAT	<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				CHPDAT	<7:0>			

REGISTER 10-18: DCHxDAT: DMA CHANNEL x PATTERN DATA REGISTER

Legend:

3				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **CHPDAT<15:0>:** Channel Data Register bits <u>Pattern Terminate mode:</u> Data to be matched must be stored in this register to allow terminate on match.

> All other modes: Unused.

REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3 (CONTINUED)

bit 19-16 ENDPOINT<3:0>: Endpoint Registers Select bits

- bit 19-11 Unimplemented: Read as 0
- bit 10-0 RFRMNUM<10:0>: Last Received Frame Number bits

		-	-					
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	—	_	_	—	—	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	-	_	_	_	_	_	-	—
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0		-			_			—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	_	_	_	_		[pin name	?]R<3:0>	

REGISTER 12-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 [*pin name*]R<3:0>: Peripheral Pin Select Input bits Where [*pin name*] refers to the pins that are used to configure peripheral input mapping. See Table 12-2 for input pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

REGISTER 12-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	_		-	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	-			_			—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	_		_	—
7.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_				RPnR	<3:0>	

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3-0 **RPnR<3:0>:** Peripheral Pin Select Output bits See Table 12-3 for output pin selection values.

Note: Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24		—			—			—	
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—	_	—	—	—	—	—	
45.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
15:8	ON ⁽¹⁾	—	SIDL ⁽²⁾	_	—	_	_	—	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
7:0	TGATE ⁽¹⁾	Т	CKPS<2:0>(1)	T32 ⁽³⁾	_	TCS ⁽¹⁾	—	

TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9) REGISTER 14-1:

Legend:

bit 3

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

- bit 15 ON: Timer On bit⁽¹⁾
 - 1 = Module is enabled 0 = Module is disabled
 - Unimplemented: Read as '0'

bit 14 bit 13 SIDL: Stop in Idle Mode bit⁽²⁾

- 1 = Discontinue operation when device enters Idle mode
 - 0 = Continue operation even in Idle mode

Unimplemented: Read as '0' bit 12-8

TGATE: Timer Gated Time Accumulation Enable bit⁽¹⁾ bit 7

When TCS = 1:

This bit is ignored and is read as '0'.

When TCS = 0:

- 1 = Gated time accumulation is enabled
- 0 = Gated time accumulation is disabled

bit 6-4 TCKPS<2:0>: Timer Input Clock Prescale Select bits⁽¹⁾

- 111 = 1:256 prescale value
- 110 = 1:64 prescale value
- 101 = 1:32 prescale value
- 100 = 1:16 prescale value
- 011 = 1:8 prescale value
- 010 = 1:4 prescale value
- 001 = 1:2 prescale value

000 = 1:1 prescale value

T32: 32-Bit Timer Mode Select bit(3)

- 1 = Odd numbered and even numbered timers form a 32-bit timer
- 0 = Odd numbered and even numbered timers form separate 16-bit timers
- Note 1: While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
 - While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer 2: in Idle mode.
 - 3: This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

	R	EGISTER						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0
31:24		_	—		—			
22:46	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
23:16			—					
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	—	_	—	_	—	—
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
7:0				RXCURBUF	LEN<7:0>			

REGISTER 20-20: SQI1BDRXDSTAT: SQI BUFFER DESCRIPTOR DMA RECEIVE STATUS REGISTER

Legend:

Logonal				
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-29 Unimplemented: Read as '0'

- bit 28-25 **RXSTATE<3:0>:** Current DMA Receive State Status bits These bits provide information on the current DMA receive states.
- bit 24-21 Unimplemented: Read as '0'
- bit 20-16 **RXBUFCNT<4:0>:** DMA Buffer Byte Count Status bits These bits provide information on the internal FIFO space.
- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXCURBUFLEN<7:0>:** Current DMA Receive Buffer Length Status bits These bits provide the length of the current DMA receive buffer.

REGISTER 20-21: SQI1THR: SQI THRESHOLD CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	_	_	_	_	—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16					-			—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8		_	_	_	_	_	_	—
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0						THRES<4:0>		

Leaend	:
Logona	•

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 THRES<4:0>: SQI Control Threshold Value bits

The SQI control threshold interrupt is asserted when the amount of space indicated by THRES<4:0> is available in the SQI control buffer.

23.1 PMP Control Registers

TABLE 23-1: PARALLEL MASTER PORT REGISTER MAP

ess		ő								В	its								\$
Virtual Address (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	PMCON	31:16		—	—		—	—	—		RDSTART		—		_		DUALBUF	_	0000
LUUU	FINCON	15:0	ON	—	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF	<1:0>	ALP	CS2P	CS1P		WRSP	RDSP	0000
E010	PMMODE	31:16	_	—	—	_	—	—		_		—	—	—	—	_	—	_	0000
2010	_	15:0	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITN	/<3:0>		WAITE	<1:0>	0000
		31:16	_	—	—	—		—	—	—	—	—	—	—	—	—	—	_	0000
E020	PMADDR	15:0	CS2								0000								
			ADDR15	ADDR14				-											0000
E030 PMDOUT 31:16						—	_	—	—	—		—	—	—	_	—	—	_	0000
		15:0								DATAOL	JT<15:0>								0000
E040	PMDIN	31:16 15:0	—	—	_	_		_	_		-	—	_	—	—	—	—	_	0000
		31:16								DATAI	l<15:0>								0000
E050	PMAEN	15:0	-	—	—	_	_	—	_			_	—	—	—		—	_	
														0000					
E060	PMSTAT	31:16 15:0	IBF	— IBOV	_	_	IB3F	IB2F	IB1F	IB0F				_	OB3E	— OB2E	— OB1E		0000
		31:16		<u>іво</u> у			івэг —											<u></u>	008F
E070	PMWADDR	51.10	WCS2	WCS1					_		_						_		0000
2070		15:0		WADDR14							WADDF								0000
		31:16				_		_	_	_		<13:0>	_	_	_	_	_	_	0000
E090	PMRADDR	51.10	RCS2	RCS1													_		0000
E080	FINIKADDR	15:0		RADDR14							RADDF								0000
		31:16	31:16			_	_					<13:0>		_		_		_	0000
E090	PMRDIN					_		_				-		_			_	_	
		15:0	15:0							RL	DATAIN<15:	0>							0000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	_	—	—	_	_	TXNFULLIE	TXHALFIE	TXEMPTYIE
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	_	—	—	—	RXOVFLIE	RXFULLIE	RXHALFIE	RXNEMPTYIE
45.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	—	—	—	—	—	TXNFULLIF ⁽¹⁾	TXHALFIF	TXEMPTYIF ⁽¹⁾
7.0	U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
7:0	_	_	—	_	RXOVFLIF	RXFULLIF ⁽¹⁾	RXHALFIF ⁽¹⁾	RXNEMPTYIF ⁽¹⁾

REGISTER 29-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26	TXNFULLIE: Transmit FIFO Not Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO not full
	0 = Interrupt disabled for FIFO not full
bit 25	TXHALFIE: Transmit FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full
bit 24	TXEMPTYIE: Transmit FIFO Empty Interrupt Enable bit
	1 = Interrupt enabled for FIFO empty
	0 = Interrupt disabled for FIFO empty
bit 23-20	Unimplemented: Read as '0'
bit 19	RXOVFLIE: Overflow Interrupt Enable bit
	1 = Interrupt enabled for overflow event
	0 = Interrupt disabled for overflow event
bit 18	RXFULLIE: Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO full
6447	0 = Interrupt disabled for FIFO full
bit 17	RXHALFIE: FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full0 = Interrupt disabled for FIFO half full
bit 16	RXNEMPTYIE: Empty Interrupt Enable bit
	 1 = Interrupt enabled for FIFO not empty 0 = Interrupt disabled for FIFO not empty
bit 15-11	Unimplemented: Read as '0'
bit 10	TXNFULLIF: Transmit FIFO Not Full Interrupt Flag bit ⁽¹⁾
	<u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer)
	1 = FIFO is not full
	0 = FIFO is full
	TXEN = 0: (FIFO configured as a Receive Buffer)
	Unused, reads '0'

Note 1: This bit is read-only and reflects the status of the FIFO.

REGISTER 30-19: ETHMCOLFRM: ETHERNET CONTROLLER MULTIPLE COLLISION FRAMES STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	—	—	_	_	_	—	_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	_	_	_	—	_	_		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0	MCOLFRMCNT<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0				MCOLFRM	CNT<7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **MCOLFRMCNT<15:0>:** Multiple Collision Frame Count bits Increment count for frames that were successfully transmitted after there was more than one collision.

Note 1: This register is only used for TX operations.

2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.

3: It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_	_	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	_	_	—	—
15:8	U-0	U-0	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
10.0	—	—			CWINDO	W<5:0>		
7:0	U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
7.0	_	_	_	_		RETX<	<3:0>	

REGISTER 30-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

Legend:

Logona.			
R = Readable bit	= Readable bit W = Writable bit		, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Unimplemented: Read as '0'

bit 3-0 RETX<3:0>: Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

		LOIGIEN						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—	—	-		-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—	-		-
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—	—	—	—	-		-
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	—	—	—	LINKFAIL	NOTVALID	SCAN	MIIMBUSY

REGISTER 30-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-4 Unimplemented: Read as '0'

bit 3 LINKFAIL: Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 NOTVALID: MII Management Read Data Not Valid bit When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

bit 1 SCAN: MII Management Scanning bit When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

bit 0 MIIMBUSY: MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

	LE 34-2:			O. ALIL		DEVICE		OUNAI		ND 30									
ess										Bit	ts								
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
EE40	ADEVCFG3	31:16		FUSBIDIO	IOL1WAY	PMDL1WAY	PGL1WAY	_	FETHIO	FMIIEN	_		—		—	—	_		xxxx
FF40	ADEVCEG3	15:0		-						USERID	<15:0>				-	-			xxxx
FF44	ADEVCFG2	31:16	—	UPLLFSEL	—	—		—	—	—	—	_	_	—	—		ODIV<2:0:		xxxx
		15:0	—				LMULT<6:0:	>			FPLLICLK		PLLRNG<2:0>		—		LIDIV<2:0>		xxxx
FF48	ADEVCFG1		FDMTEN			DMTCNT<4:0:			FWDTWI		FWDTEN	WINDIS	WDTSPGM			WDTPS<4:0>			xxxx
		15:0	FCKS	SM<1:0>		-		OSCIOFNC	POSCM	OD<1:0>	IESO	FSOSCEN		INTV<2:0			OSC<2:0>		xxxx
FF4C	ADEVCFG0	31:16	—	EJTAGBEN	—	_	—	—	—	—	—		POSCBOOST		AIN<1:0>	SOSCBOOST	SOSCGA		xxxx
		15:0	SMCLR		BGPER<2:	-	_	FSLEEP	FECCCO	DN<1:0>	_	BOOTISA	TRCEN		L<1:0>	JTAGEN	DEBUC	G<1:0>	XXXX
FF50	ADEVCP3	31:16		-	_	_	_	_			_	_	—			—	_		XXXX
		15:0				_		—		_	_		—	_		—	_		XXXX
FF54	ADEVCP2	31:16 15:0		_	_	_	_	—	_		—	_	_	_			_	_	XXXX
		31:16						_					_						XXXX
FF58	ADEVCP1	15:0		_	_	_	_	_			_	_	_			_			XXXX
		31:16	_	_	_	CP	_	_	_	_	_	_			<u> </u>			_	XXXX
FF5C	ADEVCP0	15:0	_	_	_	_	_	_	_	_	_	_		_	_		_	_	XXXX
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
FF60	ADEVSIGN3	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	xxxx
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
FF64	ADEVSIGN2	15:0	_	_	_	_	_	_	_	_	_	_		_	_	_	_	_	xxxx
FF60		31:16	-	_	—	_	—	_	_	_	_	-	—	_	—	—	_	_	xxxx
FF08	ADEVSIGN1	15:0		_	_	_	_	_	_		_		_		_	_	_		xxxx
FERC	ADEVSIGN0	31:16	0	—	_	—	_	—	_	_	—	-	_		_	_	_		xxxx
FFOC	ADEVSIGNU	15:0		-	_	_	-	_	_		_	1	_		_		_		xxxx

TABLE 34-2: ADEVCFG: ALTERNATE DEVICE CONFIGURATION WORD SUMMARY

Legend: x = unknown value on Reset; - = Reserved, read as '1'. Reset values are shown in hexadecimal.

			•	erating Con	ditions: 2.1	/ to 3.6\	/ (unless otherwise	
DC CHA	RACTER	ISTICS	stated) Operating terr	perature		≤ +85°C for Industrial ≤ +125°C for Extended		
Param. No.	Symbol	Characteristics	Min.	Typ. ⁽¹⁾	Max.	Units	Conditions	
	VIL	Input Low Voltage						
DI10		I/O Pins with PMP	Vss	—	0.15 * Vdd	V		
		I/O Pins	Vss	—	0.2 * Vdd	V		
DI18		SDAx, SCLx	Vss	_	0.3 * Vdd	V	SMBus disabled (Note 4)	
DI19		SDAx, SCLx	Vss	—	0.8	V	SMBus enabled (Note 4)	
	Vih	Input High Voltage						
DI20		I/O Pins not 5V-tolerant ⁽⁵⁾	0.80 * Vdd	—	Vdd	V	(Note 4,6)	
		I/O Pins 5V-tolerant with PMP ⁽⁵⁾	0.80 * Vdd	—	5.5	V	(Note 4,6)	
		I/O Pins 5V-tolerant ⁽⁵⁾	0.80 * Vdd	—	5.5	V		
DI28a		SDAx, SCLx on non-5V tolerant pins ⁽⁵⁾	0.80 * Vdd	—	Vdd	V	SMBus disabled (Note 4,6)	
DI29a		SDAx, SCLx on non-5V tolerant pins ⁽⁵⁾	2.1	_	Vdd	V	SMBus enabled, 2.1V ≤ VPIN ≤ 5.5 (Note 4,6)	
DI28b		SDAx, SCLx on 5V tolerant pins ⁽⁵⁾	0.80 * Vdd	—	5.5	V	SMBus disabled (Note 4,6)	
DI29b		SDAx, SCLx on 5V tolerant pins ⁽⁵⁾	2.1	_	5.5	V	SMBus enabled, 2.1V ≤ VPIN ≤ 5.5 (Note 4,6)	
DI30	ICNPU	Change Notification Pull-up Current	—		-40	μA	VDD = 3.3V, VPIN = VSS (Note 3,6)	
DI31	ICNPD	Change Notification Pull-down Current ⁽⁴⁾	40	—	-	μA	VDD = 3.3V, VPIN = VDD	
	lı∟	Input Leakage Current (Note 3)						
DI50		I/O Ports	—	—	<u>+</u> 1	μA	VSS \leq VPIN \leq VDD, Pin at high-impedance	
DI51		Analog Input Pins	—	—	<u>+</u> 1	μA	VSS \leq VPIN \leq VDD, Pin at high-impedance	
DI55		MCLR ⁽²⁾	—	—	<u>+</u> 1	μA	$VSS \le VPIN \le VDD$	
DI56		OSC1	—		<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ HS mode	

TABLE 37-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: See the pin name tables (Table 2 through Table 4) for the 5V-tolerant pins.

6: The VIH specifications are only in relation to externally applied inputs, and not with respect to the userselectable internal pull-ups. External open drain input signals utilizing the internal pull-ups of the PIC32 device are guaranteed to be recognized only as a logic "high" internally to the PIC32 device, provided that the external load does not exceed the minimum value of ICNPU. For External "input" logic inputs that require a pull-up source, to guarantee the minimum VIH of those components, it is recommended to use an external pull-up resistor rather than the internal pull-ups of the PIC32 device.

TABLE 37-33: SPIx MODULE SLAVE MODE (CKE = 1) TIM	MING REQUIREMENTS (CONTINUED)
---	-------------------------------

AC CHARACTERISTICS				Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \downarrow or SCKx \uparrow Input	88	_		ns	—			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance (Note 4)	2.5	_	12	ns	_			
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	10	_		ns	_			
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	—	12.5	ns				

Note 1: These parameters are characterized, but not tested in manufacturing.


2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 20 ns.

4: Assumes 30 pF load on all SPIx pins.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	Dimension Limits			MAX	
Number of Pins	Ν		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	9.00 BSC			
Exposed Pad Width	E2	7.60	7.60 7.70 7.8		
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.60	7.70	7.80	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

64-Lead Plastic Thin Quad Flatpack (PT)-10x10x1 mm Body, 2.00 mm Footprint [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units			
Dimension	Dimension Limits			MAX
Contact Pitch	E	0.50 BSC		
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X28)	X1			0.30
Contact Pad Length (X28)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2085B Sheet 1 of 1