

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XEI

2 0 0 0 0 0	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efk064-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-21: SYSTEM BUS TARGET 13 REGISTER MAP

ess											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16	MULTI	—	—	—		CODE	<3:0>		_	—			—	—	—		0000
B420	SBT13ELOG1	15:0			•	INI	ΓID<7:0>					REGIO	N<3:0>		—	C	MD<2:0>		0000
B424	SBT13ELOG2	31:16	—	—	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
D424	SB113ELUG2	15:0	—	—	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
B428	SBT13ECON	31:16	_	_	—	—	—		—	ERRP		—			—	—	_		0000
D420	SBITSECON	15:0		—	_	—	—		—			—			—	_	_		0000
P420	SBT13ECLRS	31:16		—	_	—	—		—			—			—	_	_		0000
D430	SBI ISECLKS	15:0		—	_	—	—		—			—			—	_	_	CLEAR	0000
D420	SBT13ECLRM	31:16		—	_	—	—		—			—			—	_	_		0000
D430	3BT 13ECLRIVI	15:0		—	_	—	—		—			—			—	_	_	CLEAR	0000
B440	SBT13REG0	31:16								BA	SE<21:6>								xxxx
D440	SBITSREGU	15:0			BA	\SE<5:0>			PRI				SIZE<4:0	>		—	_		xxxx
B450	SBT13RD0	31:16		—	_	—	—		—			—			—	_	_		xxxx
D430	SELISKDU	15:0		_	_	-			-			-			GROUP3	GROUP2	GROUP1	GROUP0	xxxx
B458	SBT13WR0	31:16		_	—	—	—		—			—			—	—	_		xxxx
D438	SELISVIKU	15:0	—	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 4-8:	SBTxREGy: SYSTEM BUS TARGET 'x' REGION 'y' REGISTER	
	(x' = 0.13; y' = 0.8)	

		(x = 0 - 13;	y = 0-o)										
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24		BASE<21:14>											
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23:16	BASE<13:6>												
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	U-0					
15:8			BAS	E<5:0>			PRI	_					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0					
7:0			SIZE<4:0>	_	_	—							

Legend:

3		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

more information.

bit 31-10	BASE<21:0>: Region Base Address bits
bit 9	PRI: Region Priority Level bit
	1 = Level 2
	0 = Level 1
bit 8	Unimplemented: Read as '0'
bit 7-3	SIZE<4:0>: Region Size bits
	Permissions for a region are only active is the SIZE is non-zero. 11111 = Region size = $2^{(SIZE - 1)} \times 1024$ (bytes)
	•
	•
	•
	00001 = Region size = 2 ^(SIZE - 1) x 1024 (bytes)
	00000 = Region is not present
bit 2-0	Unimplemented: Read as '0'

Note 1: Refer to Table 4-6 for the list of available targets and their descriptions. 2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	_	-	—		_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	_	_	—		_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—		_	—		_	_
7.0	U-0	U-0	R-0	R-0	U-0	R-0	R-0	R-0
7:0		_	LPRCRDY	SOSCRDY		POSCRDY	DIVSPLLRDY	FRCRDY

REGISTER 8-8: CLKSTAT: OSCILLATOR CLOCK STATUS REGISTER

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-6 Unimplemented: Read as '0'

- bit 5
 LPRCRDY: Low-Power RC (LPRC) Oscillator Ready Status bit


 1 = LPRC is stable and ready
 0 = LPRC is disabled or not operating

 bit 4
 SOSCRDY: Secondary Oscillator (Sosc) Ready Status bit

 1 = Sosc is stable and ready
 - 0 = SOSC is disabled or not operating
- bit 3 Unimplemented: Read as '0'
- bit 2 **POSCRDY:** Primary Oscillator (Posc) Ready Status bit
 - 1 = Posc is stable and ready
 - 0 = Posc is disabled or not operating
- bit 1 DIVSPLLRDY: Divided System PLL Ready Status bit
 - 1 = Divided System PLL is ready
 - 0 = Divided System PLL is not ready
- bit 0 FRCRDY: Fast RC (FRC) Oscillator Ready Status bit
 - 1 = FRC is stable and ready
 - 0 = FRC is disabled for not operating

REGISTE	R 10-9: DCHxINT: DMA CHANNEL x INTERRUPT CONTROL REGISTER (CONTINUED)
bit 5	CHDDIF: Channel Destination Done Interrupt Flag bit
	 1 = Channel Destination Pointer has reached end of destination (CHDPTR = CHDSIZ) 0 = No interrupt is pending
bit 4	CHDHIF: Channel Destination Half Full Interrupt Flag bit
	 1 = Channel Destination Pointer has reached midpoint of destination (CHDPTR = CHDSIZ/2) 0 = No interrupt is pending
bit 3	CHBCIF: Channel Block Transfer Complete Interrupt Flag bit
	1 = A block transfer has been completed (the larger of CHSSIZ/CHDSIZ bytes has been transferred), or a pattern match event occurs
1.11.0	0 = No interrupt is pending
bit 2	CHCCIF: Channel Cell Transfer Complete Interrupt Flag bit
	 1 = A cell transfer has been completed (CHCSIZ bytes have been transferred) 0 = No interrupt is pending
bit 1	CHTAIF: Channel Transfer Abort Interrupt Flag bit
	 1 = An interrupt matching CHAIRQ has been detected and the DMA transfer has been aborted 0 = No interrupt is pending
bit 0	CHERIF: Channel Address Error Interrupt Flag bit
	1 = A channel address error has been detected
	Either the source or the destination address is invalid. 0 = No interrupt is pending





17.1 Input Capture Control Registers

TABLE 17-2: INPUT CAPTURE 1 THROUGH INPUT CAPTURE 9 REGISTER MAP

÷ ŧ				Bits															
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	IC1CON ⁽¹⁾	31:16		—		—	—		—			_			—		—	_	0000
2000		15:0	ON	_	SIDL	—			FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16 15:0								IC1BUF	<31:0>								XXXX
0000	10000N(1)	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	—	_	_	0000
2200	IC2CON ⁽¹⁾	15:0	ON	—	SIDL	-	—	—	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2210	IC2BUF	31:16 15:0		IC2BUF<31:0>															
2400	IC3CON ⁽¹⁾	31:16	_		_		—	—	—	_	_	_	_	_	—	_	—	_	0000
2400	IC3CON*	15:0	ON	—	SIDL	—			FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16 15:0								IC3BUF	<31:0>								XXXX XXXX
2600	IC4CON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	1040011	15:0	ON	_	SIDL	_	_	-	FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16 15:0								IC4BUF	<31:0>								XXXX
2800	IC5CON ⁽¹⁾	31:16	_				_	_				_		_	_	_	_		0000
2000	ICSCON.	15:0	ON		SIDL		_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16 15:0								IC5BUF	<31:0>								XXXX XXXX
2A00	IC6CON ⁽¹⁾	31:16	_	—	—	—	—	—	—	_	_	—	—	—	- 1	—	—	_	0000
2400		15:0	ON	—	SIDL	-			FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2A10	IC6BUF	31:16 15:0								IC6BUF	<31:0>								XXXX
2C00	IC7CON ⁽¹⁾	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
2000		15:0	ON	—	SIDL	-			FEDGE	C32	ICTMR	ICI<	:1:0>	ICOV	ICBNE		ICM<2:0>		0000
2C10	IC7BUF	31:16 15:0								IC7BUF	<31:0>								XXXX
2500	IC8CON ⁽¹⁾	31:16	_		_		_	—	—	_	_	_	_		—	_	—	_	0000
2E00		15:0	ON	_	SIDL	_	-		FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2E10	IC8BUF	31:16 15:0	(1881)E=31(0)																
2000	IC9CON ⁽¹⁾	31:16	—	—	_	—			_	_	—	_	—	—			_	_	0000
3000		15:0	ON	_	SIDL	—	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
3010	IC9BUF	31:16 15:0								IC9BUF	<31:0>								xxxx xxxx

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more Note 1: information.

19.1 SPI Control Registers

TABLE 19-1: SPI1 THROUGH SPI6 REGISTER MAP

ess		ō								Bi	ts								
Virtual Address (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:)>	MCLKSEL	—	—	—	—	_	SPIFE	ENHBUF	0000
1000	SFILCON	15:0	ON	-	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	EL<1:0>	0000
1010	SPI1STAT	31:16	—	—	—			BUFELM<4:	0>		—	—	—		TXI	BUFELM<4	:0>		0000
1010		15:0	_	—	—	FRMERR	SPIBUSY	—	—	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF	0008
1020	SPI1BUF	31:16 15:0								DATA<	:31:0>								0000
1030	SPI1BRG	31:16	_	-	—	-	-		_	_	_		_	-	_				0000
1030	SFIIDKG	15:0	—	—	—						В	RG<12:0>			-				0000
		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1040	SPI1CON2	15:0	SPI SGNEXT	_	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMO)D<1:0>	0000
1200	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:)>	MCLKSEL	_	_	_	—	_	SPIFE	ENHBUF	0000
1200	01 120011	15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE		SRXISE	EL<1:0>	0000
1210	SPI2STAT	31:16	_		—			BUFELM<4:	0>		—	_	—			BUFELM<4			0000
		15:0		—	—	FRMERR	SPIBUSY	_	—	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE	—	SPITBF	SPIRBF	0008
1220	SPI2BUF	31:16 15:0								DATA<	31:0>								0000
1230	SPI2BRG	31:16	—	—	—	-	—	_	—	—	—	—	—	—	—	—	—	—	0000
1200		15:0	—	—	—	—	—	—	—					BRG<8:0>					0000
10.40		31:16	-	_	_	-	-	-	_	_	_	_	_	_	-	_	_	_	0000
1240	SPI2CON2	15:0	SPI SGNEXT	—	—	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMO		0000
1400	SPI3CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW		RMCNT<2:		MCLKSEL	—			—	—	SPIFE	ENHBUF	
		15:0	ON	—	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE		SRXISE	EL<1:0>	0000
1410	SPI3STAT	31:16			_	FRAFRA		BUFELM<4:	0>		-		-			BUFELM<4			0000
		15:0		—		FRMERR	SPIBUSY	_	—	SPITUR	SRMT	SPIROV	SPIRBE	—	SPITBE	_	SPITBF	SPIRBF	0008
1420	SPI3BUF	31:16 15:0					-			DATA<	31:0>						-		0000
1430	SPI3BRG	31:16	_	_	—	_	—	_	_	—	—	—	—	—	—	—	—	—	0000
1430		15:0	_	_	—	_	—	_	—					BRG<8:0>					0000
		31:16	—	—	—	—	—	—	—	—	—		—	—	—		—	—	0000
1440	SPI3CON2	15:0	SPI SGNEXT	—	-	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	—	—	—	AUD MONO	—	AUDMO)D<1:0>	0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Legend:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
31.24	_	_		—			_	_						
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
23:16	—	_		—	-		_	_						
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0						
15:8	—	—	—	—	DMAEIE	PKTCOMPIE	BDDONEIE	CONTHRIE						
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
7:0	CONEMPTYIE	CONFULLIE	RXTHRIE	RXFULLIE	RXEMPTYIE	TXTHRIE	TXFULLIE	TXEMPTYIE						

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

HS = Hardware Set

W = Writable bit

'1' = Bit is set

REGISTER 20-8: SQI1INTEN: SQI INTERRUPT ENABLE REGISTER

bit 10	DMAEIE: DMA Bus Error Interrupt Enable bit Interrupt is enabled Interrupt is disabled PKTCOMPIE: DMA Buffer Descriptor Packet Complete Interrupt Enable bit Interrupt is enabled Interrupt is disabled BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit
bit 10 I	 0 = Interrupt is disabled PKTCOMPIE: DMA Buffer Descriptor Packet Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit
bit 10	 PKTCOMPIE: DMA Buffer Descriptor Packet Complete Interrupt Enable bit 1 = Interrupt is enabled 0 = Interrupt is disabled BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit
bit 9	 1 = Interrupt is enabled 0 = Interrupt is disabled BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit
bit 9	 Interrupt is disabled BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit
bit 9 I	BDDONEIE: DMA Buffer Descriptor Done Interrupt Enable bit
:	
l	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 8	CONTHRIE: Control Buffer Threshold Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
bit 7	CONEMPTYIE: Control Buffer Empty Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
	CONFULLIE: Control Buffer Full Interrupt Enable bit
	This bit enables an interrupt when the receive FIFO buffer is full.
	1 = Interrupt is enabled
	0 = Interrupt is disabled
	RXTHRIE: Receive Buffer Threshold Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
	RXFULLIE: Receive Buffer Full Interrupt Enable bit
	 1 = Interrupt is enabled 0 = Interrupt is disabled
	RXEMPTYIE: Receive Buffer Empty Interrupt Enable bit
	 1 = Interrupt is enabled 0 = Interrupt is disabled
	TXTHRIE: Transmit Threshold Interrupt Enable bit
	-
	 1 = Interrupt is enabled 0 = Interrupt is disabled
	TXFULLIE: Transmit Buffer Full Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled
	TXEMPTYIE: Transmit Buffer Empty Interrupt Enable bit
	1 = Interrupt is enabled
	0 = Interrupt is disabled

Legend:

R = Readable bit

-n = Value at POR

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	_		_	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—						_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	_		_	—
7.0	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	SWAPOEN	SWRST	SWAPEN			BDPCHST	BDPPLEN	DMAEN

REGISTER 26-2: CECON: CRYPTO ENGINE CONTROL REGISTER

Legend:		HC = Hardware Cleare	d
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 SWAPOEN: Swap Output Data Enable bit
 - 1 = Output data is byte swapped when written by dedicated DMA
 - 0 = Output data is not byte swapped when written by dedicated DMA
- bit 6 SWRST: Software Reset bit
 - 1 = Initiate a software reset of the Crypto Engine
 - 0 = Normal operation
- bit 5 **SWAPEN:** Input Data Swap Enable bit
 - 1 = Input data is byte swapped when read by dedicated DMA
 - 0 = Input data is not byte swapped when read by dedicated DMA
- bit 4-3 Unimplemented: Read as '0'

bit 2 BDPCHST: Buffer Descriptor Processor (BDP) Fetch Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

- 1 = BDP descriptor fetch is enabled
- 0 = BDP descriptor fetch is disabled

bit 1 **BDPPLEN:** Buffer Descriptor Processor Poll Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

- 1 = Poll for descriptor until valid bit is set
- 0 = Do not poll

bit 0 DMAEN: DMA Enable bit

- 1 = Crypto Engine DMA is enabled
- 0 = Crypto Engine DMA is disabled

Bit											
31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
			POLY<3	31:24>							
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
POLY<23:16>											
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			POLY<	15:8>							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
POLY<7:0>											
	R/W-1 R/W-1 R/W-0	R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 POLY<3	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0	R/W-1 R/W-1 <th< td=""></th<>				

REGISTER 27-3: RNGPOLYX: RANDOM NUMBER GENERATOR POLYNOMIAL REGISTER 'x'

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 POLY<31:0>: PRNG LFSR Polynomial MSb/LSb bits (RNGPOLY1 = LSb, RNGPOLY2 = MSb)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04-04	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
31:24				RNG<3	1:24>								
00.40	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
23:16	RNG<23:16>												
45.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
15:8				RNG<	5:8>								
7.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
7:0		RNG<7:0>											

REGISTER 27-4:	RNGNUMGENX: RANDOM NUMBER GENERATOR REGISTER 'x' ('x' = 1 OR 2)
-----------------------	---

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 RNG<31:0>: Current PRNG MSb/LSb Value bits (RNGNUMGEN1 = LSb, RNGNUMGEN2 = MSb)

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ress (e								Bit	5								
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
	ADC2CFG ⁽³⁾	31:16								ADCCFG	<31:16>							•	01
		15:0								ADCCFG	<15:0>								0
318C	ADC3CFG ⁽³⁾	31:16			ADCCFG<31:16> 000 ADCCFG<15:0> 000 ADCCFG<31:16> 000 ADCCFG<15:0> 000 AN<11:0> 000 ANC15:0> 000 DATA<15:0> 000 DATA<15:0> 000 DATA<15:0> 000														
		15:0			ADCCFG<15:0> 0 ADCCFG<31:16> 0 ADCCFG<13:0> 0 ADCCFG<13:16> 0 ADCCFG<15:0> 0														
B190	ADC4CFG ⁽³⁾	31:16		ADCCFG<31:16> 0 ADCCFG<15:0> 0 ADCCFG<31:16> 0 ADCCFG<15:0> 0 ADCCFG<15:0> 0 AN<31:16> 2 AN<431:16> 2 AN<415:0> 7															
		15:0								ADCCFG	<15:0>								(
319C	ADC7CFG ⁽³⁾	31:16								ADCCFG	<31:16>								(
		15:0								ADCCFG	<15:0>								C
B1C0	ADCSYSCFG1	31:16								AN<31	:16>								2
		15:0								AN<1	5:0>								F
31C4	ADCSYSCFG2	31:16	—	—	—	—	—	—	—	—	—	—	—	_	—	_	_	-	(
		15:0	_	_	_							AN<44:32>							
3200	ADCDATA0	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
3204	ADCDATA1	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B208	ADCDATA2	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								-
320C	ADCDATA3	31:16								DATA<3	1:16>								-
		15:0								DATA<	15:0>								
B210	ADCDATA4	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B214	ADCDATA5	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								(
B218	ADCDATA6	31:16								DATA<3	1:16>								(
		15:0								DATA<	15:0>								(
B21C	ADCDATA7	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B220	ADCDATA8	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B224	ADCDATA9	31:16								DATA<3	1:16>								
		15:0								DATA<	15:0>								
B228	ADCDATA10	31:16																	_
		15:0																	(
B22C	ADCDATA11	31:16								DATA<3	1:16>								
		15:0																	_
B230	ADCDATA12	31:16			DATA<15:0> 000 DATA<31:16> 000 DATA<15:0> 000 DATA<15:0> 000 DATA<31:16> 000 DATA<15:0> 000														
		15:0			DATA-31:16> 000 DATA-15:0> 000 DATA-31:16> 000														

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ess										Bit	s								ő
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ADCDATA13	31:16			•	•		•	•	DATA<3	1:16>	•	•	•			•		000
		15:0								DATA<	15:0>								00
B238	ADCDATA14	31:16								DATA<3	1:16>								00
		15:0								DATA<	15:0>								00
B23C	ADCDATA15	31:16								DATA<	1:16>								00
		15:0								DATA<									00
B240	ADCDATA16	31:16								DATA<3									00
-		15:0								DATA<									00
B244	ADCDATA17	31:16								DATA<									00
		15:0								DATA<									00
B248	ADCDATA18	31:16								DATA<									00
		15:0								DATA<									00
B24C	ADCDATA19 ⁽¹⁾	31:16								DATA<									00
		15:0								DATA<									00
B250	ADCDATA20 ⁽¹⁾	31:16								DATA<									00
		15:0								DATA<									00
B254	ADCDATA21 ⁽¹⁾	31:16								DATA<									000
DOCO	ADCDATA22 ⁽¹⁾	15:0								DATA<									00
B258	ADCDATA220	31:16								DATA<									00
DOFO	A DOD ATA 00(1)	15:0								DATA<									00
B25C	ADCDATA23 ⁽¹⁾	31:16 15:0								DATA<: DATA<									000
Daco	ADCDATA24 ⁽¹⁾	31:16								DATA<									000
D200	ADCDATA24	15:0								DATA<									000
B26/	ADCDATA25 ⁽¹⁾	31:16								DATA<									000
D204		15:0								DATA<									000
B268	ADCDATA26 ⁽¹⁾	31:16								DATA<									000
DLOO	1000/11/20	15:0								DATA<									000
B26C	ADCDATA27 ⁽¹⁾	31:16								DATA<									000
2200		15:0								DATA<									000
B270	ADCDATA28 ⁽¹⁾	31:16								DATA<									000
		15:0								DATA<									000
B274	ADCDATA29 ⁽¹⁾	31:16								DATA<									000
		15:0								DATA<									000
B278	ADCDATA30 ⁽¹⁾	31:16								DATA<3									000
		15:0								DATA<									000
B27C	ADCDATA31 ⁽¹⁾	31:16								DATA<3									000
		15:0								DATA<									000

1: 2: 3: Note

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

REGISTER	R 28-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1 (CONTINUED)
bit 20	SIGN10: AN10 Signed Data Mode bit
	1 = AN10 is using Signed Data mode
	0 = AN10 is using Unsigned Data mode
bit 19	DIFF9: AN9 Mode bit
2.1.10	1 = AN9 is using Differential mode
	0 = AN9 is using Single-ended mode
bit 18	SIGN9: AN9 Signed Data Mode bit
DIL TO	1 = AN9 is using Signed Data mode
	0 = AN9 is using Unsigned Data mode
bit 17	DIFF8: AN 8 Mode bit
	1 = AN8 is using Differential mode
	0 = AN8 is using Single-ended mode
bit 16	SIGN8: AN8 Signed Data Mode bit
DICTO	•
	1 = AN8 is using Signed Data mode
1.1.4.F	0 = AN8 is using Unsigned Data mode
bit 15	DIFF7: AN7 Mode bit
	1 = AN7 is using Differential mode
1.1.4.4	0 = AN7 is using Single-ended mode
bit 14	SIGN7: AN7 Signed Data Mode bit
	1 = AN7 is using Signed Data mode
1.1.40	0 = AN7 is using Unsigned Data mode
bit 13	DIFF6: AN6 Mode bit
	1 = AN6 is using Differential mode
1.1.40	0 = AN6 is using Single-ended mode
bit 12	SIGN6: AN6 Signed Data Mode bit
	1 = AN6 is using Signed Data mode
	0 = AN6 is using Unsigned Data mode
bit 11	DIFF5: AN5 Mode bit
	1 = AN5 is using Differential mode
	0 = AN5 is using Single-ended mode
bit 10	SIGN5: AN5 Signed Data Mode bit
	1 = AN5 is using Signed Data mode
	0 = AN5 is using Unsigned Data mode
bit 9	DIFF4: AN4 Mode bit
	1 = AN4 is using Differential mode
	0 = AN4 is using Single-ended mode
bit 8	SIGN4: AN4 Signed Data Mode bit
	1 = AN4 is using Signed Data mode
	0 = AN4 is using Unsigned Data mode
bit 7	DIFF3: AN3 Mode bit
	1 = AN3 is using Differential mode
	0 = AN3 is using Single-ended mode
bit 6	SIGN3: AN3 Signed Data Mode bit
	1 = AN3 is using Signed Data mode
	0 = AN3 is using Unsigned Data mode
bit 5	DIFF2: AN2 Mode bit
	1 = AN2 is using Differential mode
	0 = AN2 is using Single-ended mode

REGISTER 28-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3 (CONTINUED)

- bit 1 DIFF32: AN32 Mode bit⁽¹⁾
 - 1 = AN32 is using Differential mode
 - 0 = AN32 is using Single-ended mode
- bit 0 SIGN32: AN32 Signed Data Mode bit⁽¹⁾
 - 1 = AN32 is using Signed Data mode
 - 0 = AN32 is using Unsigned Data mode
- Note 1: This bit is not available on 64-pin devices.
 - 2: This bit is not available on 64-pin and 100-pin devices.

Bit Range	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit				
	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0				
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1				
	—				ADCEIS<2:0			S<1:0>				
23:16	U-0	R/W-0	R/W-0	R/W-0	R/W-0 ADCDIV<6:0:	R/W-0	R/W-0	R/W-0				
45.0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0				
15:8	—	—	—	—	—	—	SAMO	C<9:8>				
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
				SAMC	<7:0>							
Legend:												
R = Readal	ole bit	W = Writable	e bit	U = Unimple	mented bit, r	ead as '0'						
-n = Value a	at POR	'1' = Bit is se		'0' = Bit is cl		x = Bit is un	known					
bit 31-29	-	ented: Read a										
bit 28-26		0>: ADCx Ea										
		data ready inte										
	110 = 1 he c	data ready inte	errupt is gene	rated 7 ADC	clocks prior to	o the end of c	conversion					
	•											
	•											
	001 = The data ready interrupt is generated 2 ADC clocks prior to the end of conversion 000 = The data ready interrupt is generated 1 ADC clock prior to the end of conversion											
		-			-							
		All options are										
	(ADCxTIME<25:24>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from '000' to '101' are valid. For a selected resolution of 6-bit, options from '000' to '011' are valid.											
bit 25-24	SELRES<1:0>: ADCx Resolution Select bits											
011 20-24	11 = 12 bits											
	10 = 10 bits											
	01 = 8 bits											
	00 = 6 bits											
	Note:	Changing the	resolution of	the ADC does	s not shift the	result in the	corresponding					
		register. The result will still occupy 12 bits, with the corresponding lower unused bits set to '0'. For example, a resolution of 6 bits will result in ADCDATAx<5:0> being set to '0', and										
	ADCDATAx<11:6> holding the result.											
bit 23	Unimpleme	nted: Read a	IS '0'									
bit 22-16	ADCDIV<6:	0>: ADCx Clo	ock Divisor bit	S								
	These bits o	livide the ADC	C control clock	k with period	TQ to generat	te the clock for	or ADCx (TAD	<i>x</i>).				
	1111111 =	254 * TQ = TA	DX									
	:											
	•	0 + T - T										
		6 * TQ = TADx 4 * TQ = TADx										
		4 TQ = TADx 2 * TQ = TADx										
	0000001 = 0000000 = 0000000000000000000		·									
bit 15-10		ented: Read a	IS '0'									
bit 9-0	-	>: ADCx Sam										
		r = period of th		rsion clock fo	r the dedicate	ed ADC contr	olled by the A	DCDIV<6:0				
		.1 = 1025 T AD	x									
	•											
	000000000											

0000000000 = 2 TADx

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	FLTEN3	MSEL3<1:0>		FSEL3<4:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	FLTEN2	MSEL2<1:0>		FSEL2<4:0>				
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	FLTEN1	MSEL	1<1:0>		F	SEL1<4:0>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	FLTEN0	MSEL0<1:0>			F	SEL0<4:0>		

REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	FLTEN3: Filter 3 Enable bit
	1 = Filter is enabled
	0 = Filter is disabled
bit 30-29	MSEL3<1:0>: Filter 3 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	01 = Acceptance Mask 1 selected
	00 = Acceptance Mask 0 selected
bit 28-24	FSEL3<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN2: Filter 2 Enable bit
DIL 23	
DIL 23	1 = Filter is enabled
DIL 23	
bit 22-21	1 = Filter is enabled
	 1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected
	 1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected
	 1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected</pre>
	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 •</pre>
bit 22-21	<pre>1 = Filter is enabled 0 = Filter is disabled MSEL2<1:0>: Filter 2 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected FSEL2<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31</pre>

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

	RE	GISTER						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		_	_	_	_	_	_	—
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6	PMCS<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				PMCS	S<7:0>			

REGISTER 30-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 PMCS<15:8>: Pattern Match Checksum 1 bits

bit 7-0 PMCS<7:0>: Pattern Match Checksum 0 bits

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

REGISTER 30-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	—	—	—	—	—	—		_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	PMO<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				PMO	<7:0>			

Le	gend:	
	Deside to the test	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PMO<15:0>:** Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

33.3.1 CONTROLLING CONFIGURATION CHANGES

Because peripherals can be disabled during run time, some restrictions on disabling peripherals are needed to prevent accidental configuration changes. PIC32MZ EF devices include two features to prevent alterations to enabled or disabled peripherals:

- Control register lock sequence
- Configuration bit select lock

33.3.1.1 Control Register Lock

Under normal operation, writes to the PMDx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the PMDLOCK Configuration bit (CFGCON<12>). Setting PMDLOCK prevents writes to the control registers; clearing PMDLOCK allows writes.

To set or clear PMDLOCK, an unlock sequence must be executed. Refer to **Section 42.** "**Oscillators with Enhanced PLL**" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.

33.3.1.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the PMDx registers. The PMDL1WAY Configuration bit (DEVCFG3<28>) blocks the PMDLOCK bit from being cleared after it has been set once. If PMDLOCK remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and re-enable PMD functionality is to perform a device Reset.

•				
PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature			
ADC Ca	libration			
On PIC32MX devices, the ADC module can be used immediately, once it is enabled.	PIC32MZ devices require a calibration step prior to operation This is done by copying the calibration data from DEVADCx to the corresponding ADCxCFG register.			
I/O Pin Analog Function Selection				
On PIC32MX devices, the analog function of an I/O pin was deter- mined by the PCFGx bit in the AD1PCFG register.	 On PIC32MZ EF devices, the analog selection function has bee moved into a separate register on each I/O port. Note that th sense of the bit is different. 			
PCFGx (AD1PCFG <x>) 1 = Analog input pin in Digital mode 0 = Analog input pin in Analog mode</x>	ANSxy (ANSELx <y>) 1 = Analog input pin in Analog mode 0 = Analog input pin in Digital mode</y>			
Electrical Specifications	and Timing Requirements			
	On PIC32MZ EF devices, the ADC module sampling and conversion time and other specifications have changed. Refer to 37.0 "Electrical Characteristics " for more information.			

TABLE A-3: ADC DIFFERENCES (CONTINUED)

B.4

System Bus

two key differences listed in Table B-3.

The system bus on PIC32MZ EF devices is similar to

the system bus on PIC32MZ EC devices. There are

B.3 CPU

The CPU in PIC32MZ EC devices is the microAptiv[™] MPU architecture. The CPU in the PIC32MZ EF devices is the Series 5 Warrior M-Class M5150 MPU architecture. Most PIC32MZ EF M-Class core features are identical to the microAptiv[™] core in PIC32MZ EC devices. The main differences are that in PIC32MZ EF devices, a floating-point unit (FPU) is included for improved math performance, and PC Sampling for performance measurement.

TABLE B-3: SYSTEM BUS DIFFERENCES

PIC32MZ EC Feature	PIC32MZ EF Feature				
Permission Groups during NMI					
On PIC32MZ EC devices, the permission group in which the CPU is part of is lost during NMI handling, and must be manually restored.	On PIC32MZ EF devices, the prior permission group is preserved, and is restored when the CPU returns from the NMI handler.				
DMA Access					
The DMA can access the peripheral registers on Peripheral Bus 1.	On PIC32MZ EF devices, the DMA no longer has access to registers on Peripheral Bus 1. Refer to Table 4-4 for details on which peripherals are now excluded.				

B.5 Flash Controller

The Flash controller on PIC32MZ EF devices adds the ability both to control boot Flash aliasing, and for locking the current swap settings. Table B-4 lists theses differences.

TABLE B-4:FLASH CONTROLLER DIFFERENCES

PIC32MZ EC Feature	PIC32MZ EF Feature						
Boot Flash Aliasing							
On PIC32MZ EC devices, Boot Flash aliasing is done through the DEVSEQ0 register, but no further changes are possible without rebooting the processor.	On PIC32MZ EF devices, the initial Boot Flash aliasing is determined by the DEVSEQ3 register, but the BFSWAP bit (NVMCON<6>) reflects the state of the aliasing, and can be modified to change it during run-time.						
	 BFSWAP (NVMCON<6>) 1 = Boot Flash Bank 2 is mapped to the lower boot alias, and Boot Flash bank 1 is mapped to the upper boot alias 0 = Boot Flash Bank 1 is mapped to the lower boot alias, and Boot Flash Bank 2 is mapped to the upper boot alias 						
PFM and BFM	Swap Locking						
On PIC32MZ EC devices, the swapping of PFM is always available.	On PIC32MZ EF devices, a new control, SWAPLOCK<1:0> (NVMCON2<7:6>) allows the locking of PFSWAP and BFSWAP bits, and can restrict any further changes.						
	 SWAPLOCK<1:0> (NVMCON2<7:6>) 11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable 10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable 01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable 00 = PFSWAP and BFSWAP are writable and SWAPLOCK is writable 						