



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | MIPS32® M-Class                                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 180MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                                    |
| Number of I/O              | 120                                                                                                                                                                             |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 256K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 48x12b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 125°C (TA)                                                                                                                                                              |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 144-TQFP                                                                                                                                                                        |
| Supplier Device Package    | 144-TQFP (16x16)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efk144-e-ph">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efk144-e-ph</a> |

124-PIN VTLA (BOTTOM VIEW)

A17

B13

B29

A34

PIC32MZ0512EF(E/F/K)124

PIC32MZ1024EF(G/H/M)124

PIC32MZ1024EF(E/F/K)124

PIC32MZ2048EF(G/H/M)124

B1

B56

B41

A51

A1

A68

Polarity Indicator

|             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Note</b> | <p>1: The RPN pins can be used by remappable peripherals. See Table 1 for the available peripherals and <b>Section 12.4 “Peripheral Pin Select (PPS)”</b> for restrictions.</p> <p>2: Every I/O port pin (RAX-RJX) can be used as a change notification pin (CNAX-CNJX). See <b>Section 12.0 “I/O Ports”</b> for more information.</p> <p>3: Shaded pins are 5V tolerant.</p> <p>4: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.</p> |
|-------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name | Pin Number       |              |              |                    | Pin Type | Buffer Type | Description                       |
|----------|------------------|--------------|--------------|--------------------|----------|-------------|-----------------------------------|
|          | 64-pin QFN/ TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/ LQFP |          |             |                                   |
| PORTG    |                  |              |              |                    |          |             |                                   |
| RG0      | —                | 88           | B50          | 128                | I/O      | ST          | PORTG is a bidirectional I/O port |
| RG1      | —                | 87           | A60          | 127                | I/O      | ST          |                                   |
| RG6      | 4                | 10           | B6           | 14                 | I/O      | ST          |                                   |
| RG7      | 5                | 11           | A8           | 15                 | I/O      | ST          |                                   |
| RG8      | 6                | 12           | B7           | 16                 | I/O      | ST          |                                   |
| RG9      | 10               | 16           | B9           | 21                 | I/O      | ST          |                                   |
| RG12     | —                | 96           | A65          | 140                | I/O      | ST          |                                   |
| RG13     | —                | 97           | B55          | 141                | I/O      | ST          |                                   |
| RG14     | —                | 95           | B54          | 139                | I/O      | ST          |                                   |
| RG15     | —                | 1            | A2           | 1                  | I/O      | ST          |                                   |
| PORTH    |                  |              |              |                    |          |             |                                   |
| RH0      | —                | —            | B17          | 43                 | I/O      | ST          | PORTH is a bidirectional I/O port |
| RH1      | —                | —            | A22          | 44                 | I/O      | ST          |                                   |
| RH2      | —                | —            | —            | 45                 | I/O      | ST          |                                   |
| RH3      | —                | —            | —            | 46                 | I/O      | ST          |                                   |
| RH4      | —                | —            | A30          | 65                 | I/O      | ST          |                                   |
| RH5      | —                | —            | B26          | 66                 | I/O      | ST          |                                   |
| RH6      | —                | —            | A31          | 67                 | I/O      | ST          |                                   |
| RH7      | —                | —            | —            | 68                 | I/O      | ST          |                                   |
| RH8      | —                | —            | B32          | 81                 | I/O      | ST          |                                   |
| RH9      | —                | —            | A40          | 82                 | I/O      | ST          |                                   |
| RH10     | —                | —            | B33          | 83                 | I/O      | ST          |                                   |
| RH11     | —                | —            | —            | 84                 | I/O      | ST          |                                   |
| RH12     | —                | —            | A47          | 100                | I/O      | ST          |                                   |
| RH13     | —                | —            | B40          | 101                | I/O      | ST          |                                   |
| RH14     | —                | —            | —            | 102                | I/O      | ST          |                                   |
| RH15     | —                | —            | —            | 103                | I/O      | ST          |                                   |
| PORTJ    |                  |              |              |                    |          |             |                                   |
| RJ0      | —                | —            | B44          | 114                | I/O      | ST          | PORTJ is a bidirectional I/O port |
| RJ1      | —                | —            | A55          | 115                | I/O      | ST          |                                   |
| RJ2      | —                | —            | B45          | 116                | I/O      | ST          |                                   |
| RJ3      | —                | —            | —            | 117                | I/O      | ST          |                                   |
| RJ4      | —                | —            | A62          | 131                | I/O      | ST          |                                   |
| RJ5      | —                | —            | —            | 132                | I/O      | ST          |                                   |
| RJ6      | —                | —            | —            | 133                | I/O      | ST          |                                   |
| RJ7      | —                | —            | —            | 134                | I/O      | ST          |                                   |
| RJ8      | —                | —            | A5           | 7                  | I/O      | ST          |                                   |
| RJ9      | —                | —            | B4           | 8                  | I/O      | ST          |                                   |
| RJ10     | —                | —            | —            | 10                 | I/O      | ST          |                                   |
| RJ11     | —                | —            | B12          | 27                 | I/O      | ST          |                                   |
| RJ12     | —                | —            | —            | 9                  | I/O      | ST          |                                   |
| RJ13     | —                | —            | —            | 28                 | I/O      | ST          |                                   |
| RJ14     | —                | —            | —            | 29                 | I/O      | ST          |                                   |
| RJ15     | —                | —            | —            | 30                 | I/O      | ST          |                                   |

**Legend:** CMOS = CMOS-compatible input or output  
ST = Schmitt Trigger input with CMOS levels  
TTL = Transistor-transistor Logic input buffer

Analog = Analog input  
O = Output  
PPS = Peripheral Pin Select

P = Power  
I = Input

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 4-4: SBTxELOG2: SYSTEM BUS TARGET 'x' ERROR LOG REGISTER 2 ('x' = 0-13)**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | R-0           | R-0           |
|           | —              | —              | —              | —              | —              | —              | GROUP<1:0>    |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

bit 31-3 **Unimplemented:** Read as '0'

bit 1-0 **GROUP<1:0>:** Requested Permissions Group bits

11 = Group 3

10 = Group 2

01 = Group 1

00 = Group 0

**Note:** Refer to Table 4-6 for the list of available targets and their descriptions.

**REGISTER 4-5: SBTxECON: SYSTEM BUS TARGET 'x' ERROR CONTROL REGISTER ('x' = 0-13)**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | R/W-0         |
|           | —              | —              | —              | —              | —              | —              | —             | ERRP          |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

bit 31-25 **Unimplemented:** Read as '0'

bit 24 **ERRP:** Error Control bit

1 = Report protection group violation errors

0 = Do not report protection group violation errors

bit 23-0 **Unimplemented:** Read as '0'

**Note:** Refer to Table 4-6 for the list of available targets and their descriptions.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 11-22: USBDMAxA: USB DMA CHANNEL 'x' MEMORY ADDRESS REGISTER ('x' = 1-8)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMAADDR<31:24> |                |                |                |                |                |               |               |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMAADDR<23:16> |                |                |                |                |                |               |               |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMAADDR<15:8>  |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R-0           | R-0           |
|           | DMAADDR<7:0>   |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-0 **DMAADDR<31:0>**: DMA Memory Address bits

This register identifies the current memory address of the corresponding DMA channel. The initial memory address written to this register during initialization must have a value such that its modulo 4 value is equal to '0'. The lower two bits of this register are read only and cannot be set by software. As the DMA transfer progresses, the memory address will increment as bytes are transferred.

## REGISTER 11-23: USBDMAxN: USB DMA CHANNEL 'x' COUNT REGISTER ('X' = 1-8)

| Bit Range | Bit 31/23/15/7  | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0           | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMACOUNT<31:24> |                |                |                |                |                |               |               |
| 23:16     | R/W-0           | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMACOUNT<23:16> |                |                |                |                |                |               |               |
| 15:8      | R/W-0           | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMACOUNT<15:8>  |                |                |                |                |                |               |               |
| 7:0       | R/W-0           | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | DMACOUNT<7:0>   |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-0 **DMACOUNT<31:0>**: DMA Transfer Count bits

This register identifies the current DMA count of the transfer. Software will set the initial count of the transfer which identifies the entire transfer length. As the count progresses this count is decremented as bytes are transferred.

## 12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

## 12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The  $[pin\ name]R$  registers, where  $[pin\ name]$  refers to the peripheral pins listed in Table 12-2, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the  $RPn$  pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-2.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

**FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX**



## 12.5 I/O Ports Control Registers

**TABLE 12-4: PORTA REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY**

| Virtual Address<br>(BF86..#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits          |               |       |       |            |               |              |      |              |              |              |              |              |              |              |              | All<br>Resets |
|------------------------------|---------------------------------|-----------|---------------|---------------|-------|-------|------------|---------------|--------------|------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
|                              |                                 |           | 31/15         | 30/14         | 29/13 | 28/12 | 27/11      | 26/10         | 25/9         | 24/8 | 23/7         | 22/6         | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         |               |
| 0000                         | ANSELA                          | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | —             | —             | —     | —     | —          | ANSA10        | ANSA9        | —    | —            | —            | ANSA5        | —            | —            | —            | ANSA1        | ANSA0        | 0623          |
| 0010                         | TRISA                           | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | TRISA15       | TRISA14       | —     | —     | —          | TRISA10       | TRISA9       | —    | TRISA7       | TRISA6       | TRISA5       | TRISA4       | TRISA3       | TRISA2       | TRISA1       | TRISA0       | C6FF          |
| 0020                         | PORTA                           | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | RA15          | RA14          | —     | —     | —          | RA10          | RA9          | —    | RA7          | RA6          | RA5          | RA4          | RA3          | RA2          | RA1          | RA0          | xxxx          |
| 0030                         | LATA                            | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | LATA15        | LATA14        | —     | —     | —          | LATA10        | LATA9        | —    | LATA7        | LATA6        | LATA5        | LATA4        | LATA3        | LATA2        | LATA1        | LATA0        | xxxx          |
| 0040                         | ODCA                            | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | ODCA15        | ODCA14        | —     | —     | —          | ODCA10        | ODCA9        | —    | ODCA7        | ODCA6        | ODCA5        | ODCA4        | ODCA3        | ODCA2        | ODCA1        | ODCA0        | 0000          |
| 0050                         | CNPUA                           | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | CNPUA15       | CNPUA14       | —     | —     | —          | CNPUA10       | CNPUA9       | —    | CNPUA7       | CNPUA6       | CNPUA5       | CNPUA4       | CNPUA3       | CNPUA2       | CNPUA1       | CNPUA0       | 0000          |
| 0060                         | CNPDA                           | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | CNPDA15       | CNPDA14       | —     | —     | —          | CNPDA10       | CNPDA9       | —    | CNPDA7       | CNPDA6       | CNPDA5       | CNPDA4       | CNPDA3       | CNPDA2       | CNPDA1       | CNPDA0       | 0000          |
| 0070                         | CNCONA                          | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | ON            | —             | —     | —     | EDGEDETECT | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
| 0080                         | CNENA                           | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | CNENA15       | CNENA14       | —     | —     | —          | CNENA10       | CNENA9       | —    | CNENA7       | CNENA6       | CNENA5       | CNENA4       | CNENA3       | CNENA2       | CNENA1       | CNENA0       | 0000          |
| 0090                         | CNSTATA                         | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | CN<br>STATA15 | CN<br>STATA14 | —     | —     | —          | CN<br>STATA10 | CN<br>STATA9 | —    | CN<br>STATA7 | CN<br>STATA6 | CN<br>STATA5 | CN<br>STATA4 | CN<br>STATA3 | CN<br>STATA2 | CN<br>STATA1 | CN<br>STATA0 | 0000          |
| 00A0                         | CNNEA                           | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | CNNEA15       | CNNEA14       | —     | —     | —          | CNNEA10       | CNNEA9       | —    | CNNEA7       | CNNEA6       | CNNEA5       | CNNEA4       | CNNEA3       | CNNEA2       | CNNEA1       | CNNEA0       | 0000          |
| 00B0                         | CNFA                            | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | CNFA15        | CNFA14        | —     | —     | —          | CNFA10        | CNFA9        | —    | CNFA7        | CNFA6        | CNFA5        | CNFA4        | CNFA3        | CNFA2        | CNFA1        | CNFA0        | 0000          |
| 00C0                         | SRCON0A                         | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | —             | —             | —     | —     | —          | —             | —            | —    | SR0A7        | SR0A6        | —            | —            | —            | —            | —            | —            | 0000          |
| 00D0                         | SRCON1A                         | 31:16     | —             | —             | —     | —     | —          | —             | —            | —    | —            | —            | —            | —            | —            | —            | —            | —            | 0000          |
|                              |                                 | 15:0      | —             | —             | —     | —     | —          | —             | —            | —    | SR1A7        | SR0A6        | —            | —            | —            | —            | —            | —            | 0000          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 12-10: PORTD REGISTER MAP FOR 64-PIN DEVICES ONLY**

| Virtual Address<br>(BF96_#) | Register<br>Name(s) | Bit Range | Bits  |       |       |       |                |               |              |      |      |      |              |              |              |              |              |              | All<br>Resets |
|-----------------------------|---------------------|-----------|-------|-------|-------|-------|----------------|---------------|--------------|------|------|------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
|                             |                     |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11          | 26/10         | 25/9         | 24/8 | 23/7 | 22/6 | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         |               |
| 0310                        | TRISD               | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | TRISD11        | TRISD10       | TRISD9       | —    | —    | —    | TRISD5       | TRISD4       | TRISD3       | TRISD2       | TRISD1       | TRISD0       | 0E3F          |
| 0320                        | PORTD               | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | RD11           | RD10          | RD9          | —    | —    | —    | RD5          | RD4          | RD3          | RD2          | RD1          | RD0          | xxxx          |
| 0330                        | LATD                | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | LATD11         | LATD10        | LATD9        | —    | —    | —    | LATD5        | LATD4        | LATD3        | LATD2        | LATD1        | LATD0        | xxxx          |
| 0340                        | ODCD                | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | ODCD11         | ODCD10        | ODCD9        | —    | —    | —    | ODCD5        | ODCD4        | ODCD3        | ODCD2        | ODCD1        | ODCD0        | 0000          |
| 0350                        | CNPUD               | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | CNPUD11        | CNPUD10       | CNPUD9       | —    | —    | —    | CNPUD5       | CNPUD4       | CNPUD3       | CNPUD2       | CNPUD1       | CNPUD0       | 0000          |
| 0360                        | CNPDD               | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | CNPDD11        | CNPDD10       | CNPDD9       | —    | —    | —    | CNPDD5       | CNPDD4       | CNPDD3       | CNPDD2       | CNPDD1       | CNPDD0       | 0000          |
| 0370                        | CNCOND              | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | ON    | —     | —     | —     | EDGE<br>DETECT | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
| 0380                        | CNEND               | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | CNEND11        | CNEND10       | CNEND9       | —    | —    | —    | CNEND5       | CNEND4       | CNEND3       | CNEND2       | CNEND1       | CNEND0       | 0000          |
| 0390                        | CNSTATD             | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | CN<br>STATD11  | CN<br>STATD10 | CN<br>STATD9 | —    | —    | —    | CN<br>STATD5 | CN<br>STATD4 | CN<br>STATD3 | CN<br>STATD2 | CN<br>STATD1 | CN<br>STATD0 | 0000          |
| 03A0                        | CNNED               | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | CNNED11        | CNNED10       | CNNED9       | —    | —    | —    | CNNED5       | CNNED4       | CNNED3       | CNNED2       | CNNED1       | CNNED0       | 0000          |
| 03B0                        | CNFD                | 31:16     | —     | —     | —     | —     | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | —     | —     | —     | —     | CNFD11         | CNFD10        | CNFD9        | —    | —    | —    | CNFD5        | CNFD4        | CNFD3        | CNFD2        | CNFD1        | CNFD0        | 0000          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 12-15: PORTG REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY**

| Virtual Address<br>(BF86_#) | Register<br>Name(s) | Bit Range | Bits          |               |               |               |                |       |              |              |              |              |      |      |      |      |              |              | All<br>Resets |
|-----------------------------|---------------------|-----------|---------------|---------------|---------------|---------------|----------------|-------|--------------|--------------|--------------|--------------|------|------|------|------|--------------|--------------|---------------|
|                             |                     |           | 31/15         | 30/14         | 29/13         | 28/12         | 27/11          | 26/10 | 25/9         | 24/8         | 23/7         | 22/6         | 21/5 | 20/4 | 19/3 | 18/2 | 17/1         | 16/0         |               |
| 0600                        | ANSELG              | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | ANS15         | —             | —             | —             | —              | —     | ANS9         | ANS8         | ANS7         | ANS6         | —    | —    | —    | —    | —            | —            | 83C0          |
| 0610                        | TRISG               | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | TRIS15        | TRIS14        | TRIS13        | TRIS12        | —              | —     | TRIS9        | TRIS8        | TRIS7        | TRIS6        | —    | —    | —    | —    | TRIS1        | TRIS0        | F3C3          |
| 0620                        | PORTG               | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | RG15          | RG14          | RG13          | RG12          | —              | —     | RG9          | RG8          | RG7          | RG6          | —    | —    | —    | —    | RG1          | RG0          | xxxx          |
| 0630                        | LATG                | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | LAT15         | LAT14         | LAT13         | LAT12         | —              | —     | LAT9         | LAT8         | LAT7         | LAT6         | —    | —    | —    | —    | LAT1         | LAT0         | xxxx          |
| 0640                        | ODCG                | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | ODC15         | ODC14         | ODC13         | ODC12         | —              | —     | ODC9         | ODC8         | ODC7         | ODC6         | —    | —    | —    | —    | ODC1         | ODC0         | 0000          |
| 0650                        | CNPUG               | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | CNPUG15       | CNPUG14       | CNPUG13       | CNPUG12       | —              | —     | CNPUG9       | CNPUG8       | CNPUG7       | CNPUG6       | —    | —    | —    | —    | CNPUG1       | CNPUG0       | 0000          |
| 0660                        | CNPDG               | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | CNPDG15       | CNPDG14       | CNPDG13       | CNPDG12       | —              | —     | CNPDG9       | CNPDG8       | CNPDG7       | CNPDG6       | —    | —    | —    | —    | CNPDG1       | CNPDG0       | 0000          |
| 0670                        | CNCONG              | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | ON            | —             | —             | —             | EDGE<br>DETECT | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
| 0680                        | CNENG               | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | CNENG15       | CNENG14       | CNENG13       | CNENG12       | —              | —     | CNENG9       | CNENG8       | CNENG7       | CNENG6       | —    | —    | —    | —    | CNENG1       | CNENG0       | 0000          |
| 0690                        | CNSTATG             | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | CN<br>STATG15 | CN<br>STATG14 | CN<br>STATG13 | CN<br>STATG12 | —              | —     | CN<br>STATG9 | CN<br>STATG8 | CN<br>STATG7 | CN<br>STATG6 | —    | —    | —    | —    | CN<br>STATG1 | CN<br>STATG0 | 0000          |
| 06A0                        | CNNEG               | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | CNNEG15       | CNNEG14       | CNNEG13       | CNNEG12       | —              | —     | CNNEG9       | CNNEG8       | CNNEG7       | CNNEG6       | —    | —    | —    | —    | CNNEG1       | CNNEG0       | 0000          |
| 06B0                        | CNFG                | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | CNFG15        | CNFG14        | CNFG13        | CNFG12        | —              | —     | CNFG9        | CNFG8        | CNFG7        | CNFG6        | —    | —    | —    | —    | CNFG1        | CNFG0        | 0000          |
| 06C0                        | SRCON0G             | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | —             | SR0G14        | SR0G13        | SR0G12        | —              | —     | SR0G9        | —            | —            | SR0G6        | —    | —    | —    | —    | —            | —            | 0000          |
| 06D0                        | SRCON1G             | 31:16     | —             | —             | —             | —             | —              | —     | —            | —            | —            | —            | —    | —    | —    | —    | —            | —            | 0000          |
|                             |                     | 15:0      | —             | SR1G14        | SR1G13        | SR1G12        | —              | —     | SR1G9        | —            | —            | SR1G6        | —    | —    | —    | —    | —            | —            | 0000          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See **Section 12.3 "CLR, SET, and INV Registers"** for more information.

## 14.0 TIMER2/3, TIMER4/5, TIMER6/7, AND TIMER8/9

**Note:** This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 14. “Timers”** (DS60001105) of the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

The PIC32MZ EF family of devices features eight synchronous 16-bit timers (default) that can operate as a free-running interval timer for various timing applications and counting external events.

The following modes are supported:

- Synchronous internal 16-bit timer
- Synchronous internal 16-bit gated timer
- Synchronous external 16-bit timer

Four 32-bit synchronous timers are available by combining Timer2 with Timer3, Timer4 with Timer5, Timer6 with Timer7, and Timer8 with Timer9.


The 32-bit timers can operate in one of three modes:

- Synchronous internal 32-bit timer
- Synchronous internal 32-bit gated timer
- Synchronous external 32-bit timer

### 14.1 Additional Supported Features

- Selectable clock prescaler
- Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 through Timer7 only)
- ADC event trigger (Timer3 and Timer5 only)
- Fast bit manipulation using CLR, SET, and INV registers

**FIGURE 14-1: TIMER2 THROUGH TIMER9 BLOCK DIAGRAM (16-BIT)**



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 17-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER**

| Bit Range | Bit<br>31/23/15/7    | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|----------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | U-0                  | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
|           | —                    | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 23:16     | U-0                  | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
|           | —                    | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 15:8      | R/W-0                | U-0               | R/W-0             | U-0               | U-0               | U-0               | R/W-0            | R/W-0            |
|           | ON                   | —                 | SIDL              | —                 | —                 | —                 | FEDGE            | C32              |
| 7:0       | R/W-0                | R/W-0             | R/W-0             | R-0               | R-0               | R/W-0             | R/W-0            | R/W-0            |
|           | ICTMR <sup>(1)</sup> | ICI<1:0>          |                   | ICOV              | ICBNE             | ICM<2:0>          |                  |                  |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit

-n = Bit Value at POR: ('0', '1', x = unknown)

P = Programmable bit r = Reserved bit

- bit 31-16 **Unimplemented:** Read as '0'
- bit 15 **ON:** Input Capture Module Enable bit  
1 = Module is enabled  
0 = Disable and reset module, disable clocks, disable interrupt generation and allow SFR modifications
- bit 14 **Unimplemented:** Read as '0'
- bit 13 **SIDL:** Stop in Idle Control bit  
1 = Halt in CPU Idle mode  
0 = Continue to operate in CPU Idle mode
- bit 12-10 **Unimplemented:** Read as '0'
- bit 9 **FEDGE:** First Capture Edge Select bit (only used in mode 6, ICM<2:0> = 110)  
1 = Capture rising edge first  
0 = Capture falling edge first
- bit 8 **C32:** 32-bit Capture Select bit  
1 = 32-bit timer resource capture  
0 = 16-bit timer resource capture
- bit 7 **ICTMR:** Timer Select bit (Does not affect timer selection when C32 (ICxCON<8>) is '1')<sup>(1)</sup>  
0 = Timery is the counter source for capture  
1 = Timerx is the counter source for capture
- bit 6-5 **ICI<1:0>:** Interrupt Control bits  
11 = Interrupt on every fourth capture event  
10 = Interrupt on every third capture event  
01 = Interrupt on every second capture event  
00 = Interrupt on every capture event
- bit 4 **ICOV:** Input Capture Overflow Status Flag bit (read-only)  
1 = Input capture overflow is occurred  
0 = No input capture overflow is occurred
- bit 3 **ICBNE:** Input Capture Buffer Not Empty Status bit (read-only)  
1 = Input capture buffer is not empty; at least one more capture value can be read  
0 = Input capture buffer is empty
- bit 2-0 **ICM<2:0>:** Input Capture Mode Select bits  
111 = Interrupt-Only mode (only supported while in Sleep mode or Idle mode)  
110 = Simple Capture Event mode – every edge, specified edge first and every edge thereafter  
101 = Prescaled Capture Event mode – every sixteenth rising edge  
100 = Prescaled Capture Event mode – every fourth rising edge  
011 = Simple Capture Event mode – every rising edge  
010 = Simple Capture Event mode – every falling edge  
001 = Edge Detect mode – every edge (rising and falling)  
000 = Input Capture module is disabled

**Note 1:** Refer to Table 17-1 for Timerx and Timery selections.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 23-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

| Bit Range | Bit 31/23/15/7         | Bit 30/22/14/6         | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|------------------------|------------------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0                    | U-0                    | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
| 23:16     | U-0                    | U-0                    | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
| 15:8      | R/W-0                  | R/W-0                  | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | RCS2 <sup>(1)</sup>    | RCS1 <sup>(3)</sup>    | RADDR<13:8>    |                |                |                |               |               |
|           | RADDR15 <sup>(2)</sup> | RADDR14 <sup>(4)</sup> |                |                |                |                |               |               |
| 7:0       | R/W-0                  | R/W-0                  | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | RADDR<7:0>             |                        |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **RCS2:** Chip Select 2 bit<sup>(1)</sup>

1 = Chip Select 2 is active

0 = Chip Select 2 is inactive (RADDR15 function is selected)

bit 15 **RADDR<15>:** Target Address bit 15<sup>(2)</sup>

bit 14 **RCS1:** Chip Select 1 bit<sup>(3)</sup>

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive (RADDR14 function is selected)

bit 14 **RADDR<14>:** Target Address bit 14<sup>(4)</sup>

bit 13-0 **RADDR<13:0>:** Address bits

**Note 1:** When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.

**2:** When the CSF<1:0> bits (PMCON<7:6>) = 00.

**3:** When the CSF<1:0> bits (PMCON<7:6>) = 10.

**4:** When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

**Note:** This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

### REGISTER 28-21: ADCCMPCONx: ADC DIGITAL COMPARATOR 'x' CONTROL REGISTER ( 'x' = 2 THROUGH 6) (CONTINUED)

- bit 1     **IELOHI:** Low/High Digital Comparator 'x' Event bit  
          1 = Generate a Digital Comparator 'x' Event when the DCMPL0<15:0> bits  $\leq$  DATA<31:0> bits  
          0 = Do not generate an event
- bit 0     **IELOLO:** Low/Low Digital Comparator 'x' Event bit  
          1 = Generate a Digital Comparator 'x' Event when the DATA<31:0> bits < DCMPL0<15:0> bits  
          0 = Do not generate an event

**TABLE 29-2: CAN2 REGISTER SUMMARY FOR PIC32MZXXXECF AND PIC32MZXXXECH DEVICES**

| Virtual Address<br>(BF88_#) | Register Name <sup>(1)</sup> | Bit Range | Bits           |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | All Resets |
|-----------------------------|------------------------------|-----------|----------------|-------------|-------------|-------------|-------------|------------|----------|----------|--------------|-------------|----------|------------|-------------|-------------|------------|----------|------------|
|                             |                              |           | 31/15          | 30/14       | 29/13       | 28/12       | 27/11       | 26/10      | 25/9     | 24/8     | 23/7         | 22/6        | 21/5     | 20/4       | 19/3        | 18/2        | 17/1       | 16/0     |            |
| 1000                        | C2CON                        | 31:16     | —              | —           | —           | —           | ABAT        | REQOP<2:0> |          |          | OPMOD<2:0>   |             |          | CANCAP     | —           | —           | —          | —        | 0480       |
|                             |                              | 15:0      | ON             | —           | SIDLE       | —           | CANBUSY     | —          | —        | —        | —            | —           | —        | DNCNT<4:0> |             |             |            | 0000     |            |
| 1010                        | C2CFG                        | 31:16     | —              | —           | —           | —           | —           | —          | —        | —        | —            | WAKFIL      | —        | —          | —           | SEG2PH<2:0> |            |          | 0000       |
|                             |                              | 15:0      | SEG2PHTS       | SAM         | SEG1PH<2:0> |             |             | PRSEG<2:0> |          |          | SJW<1:0>     |             | BRP<5:0> |            |             |             |            | 0000     |            |
| 1020                        | C2INT                        | 31:16     | IVRIE          | WAKIE       | CERRIE      | SERRIE      | RBOVIE      | —          | —        | —        | —            | —           | —        | —          | MODIE       | CTMRIE      | RBIE       | TBIE     | 0000       |
|                             |                              | 15:0      | IVRIF          | WAKIF       | CERRIF      | SERRIF      | RBOVIF      | —          | —        | —        | —            | —           | —        | —          | MODIF       | CTMRIF      | RBIF       | TBIF     | 0000       |
| 1030                        | C2VEC                        | 31:16     | —              | —           | —           | —           | —           | —          | —        | —        | —            | —           | —        | —          | —           | —           | —          | —        | 0000       |
|                             |                              | 15:0      | —              | —           | —           | FILHIT<4:0> |             |            |          |          | —            | ICODE<6:0>  |          |            |             |             |            | 0040     |            |
| 1040                        | C2TREC                       | 31:16     | —              | —           | —           | —           | —           | —          | —        | —        | —            | —           | TXBO     | TXBP       | RXBP        | TXWARN      | RXWARN     | EWARN    | 0000       |
|                             |                              | 15:0      | TERRCNT<7:0>   |             |             |             |             |            |          |          | RERRCNT<7:0> |             |          |            |             |             |            |          | 0000       |
| 1050                        | C2FSTAT                      | 31:16     | FIFOIP31       | FIFOIP30    | FIFOIP29    | FIFOIP28    | FIFOIP27    | FIFOIP26   | FIFOIP25 | FIFOIP24 | FIFOIP23     | FIFOIP22    | FIFOIP21 | FIFOIP20   | FIFOIP19    | FIFOIP18    | FIFOIP17   | FIFOIP16 | 0000       |
|                             |                              | 15:0      | FIFOIP15       | FIFOIP14    | FIFOIP13    | FIFOIP12    | FIFOIP11    | FIFOIP10   | FIFOIP9  | FIFOIP8  | FIFOIP7      | FIFOIP6     | FIFOIP5  | FIFOIP4    | FIFOIP3     | FIFOIP2     | FIFOIP1    | FIFOIP0  | 0000       |
| 1060                        | C2RXOVF                      | 31:16     | RXOVF31        | RXOVF30     | RXOVF29     | RXOVF28     | RXOVF27     | RXOVF26    | RXOVF25  | RXOVF24  | RXOVF23      | RXOVF22     | RXOVF21  | RXOVF20    | RXOVF19     | RXOVF18     | RXOVF17    | RXOVF16  | 0000       |
|                             |                              | 15:0      | RXOVF15        | RXOVF14     | RXOVF13     | RXOVF12     | RXOVF11     | RXOVF10    | RXOVF9   | RXOVF8   | RXOVF7       | RXOVF6      | RXOVF5   | RXOVF4     | RXOVF3      | RXOVF2      | RXOVF1     | RXOVF0   | 0000       |
| 1070                        | C2TMR                        | 31:16     | CANTS<15:0>    |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | 0000       |
|                             |                              | 15:0      | CANTSPRE<15:0> |             |             |             |             |            |          |          |              |             |          |            |             |             |            | 0000     |            |
| 1080                        | C2RXM0                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 10A0                        | C2RXM1                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 10B0                        | C2RXM2                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 10B0                        | C2RXM3                       | 31:16     | SID<10:0>      |             |             |             |             |            |          |          |              |             |          | —          | MIDE        | —           | EID<17:16> |          | xxxx       |
|                             |                              | 15:0      | EID<15:0>      |             |             |             |             |            |          |          |              |             |          |            |             |             |            |          | xxxx       |
| 1010                        | C2FLTCON0                    | 31:16     | FLTEN3         | MSEL3<1:0>  |             |             | FSEL3<4:0>  |            |          |          | FLTEN2       | MSEL2<1:0>  |          |            | FSEL2<4:0>  |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN1         | MSEL1<1:0>  |             |             | FSEL1<4:0>  |            |          |          | FLTEN0       | MSEL0<1:0>  |          |            | FSEL0<4:0>  |             |            |          | 0000       |
| 10D0                        | C2FLTCON1                    | 31:16     | FLTEN7         | MSEL7<1:0>  |             |             | FSEL7<4:0>  |            |          |          | FLTEN6       | MSEL6<1:0>  |          |            | FSEL6<4:0>  |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN5         | MSEL5<1:0>  |             |             | FSEL5<4:0>  |            |          |          | FLTEN4       | MSEL4<1:0>  |          |            | FSEL4<4:0>  |             |            |          | 0000       |
| 10E0                        | C2FLTCON2                    | 31:16     | FLTEN11        | MSEL11<1:0> |             |             | FSEL11<4:0> |            |          |          | FLTEN10      | MSEL10<1:0> |          |            | FSEL10<4:0> |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN9         | MSEL9<1:0>  |             |             | FSEL9<4:0>  |            |          |          | FLTEN8       | MSEL8<1:0>  |          |            | FSEL8<4:0>  |             |            |          | 0000       |
| 10F0                        | C2FLTCON3                    | 31:16     | FLTEN15        | MSEL15<1:0> |             |             | FSEL15<4:0> |            |          |          | FLTEN14      | MSEL14<1:0> |          |            | FSEL14<4:0> |             |            |          | 0000       |
|                             |                              | 15:0      | FLTEN13        | MSEL13<1:0> |             |             | FSEL13<4:0> |            |          |          | FLTEN12      | MSEL12<1:0> |          |            | FSEL12<4:0> |             |            |          | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 29-10: CiFLTCON0: CAN FILTER CONTROL REGISTER 0**

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | FLTEN3            | MSEL3<1:0>        |                   | FSEL3<4:0>        |                   |                   |                  |                  |
| 23:16     | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | FLTEN2            | MSEL2<1:0>        |                   | FSEL2<4:0>        |                   |                   |                  |                  |
| 15:8      | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | FLTEN1            | MSEL1<1:0>        |                   | FSEL1<4:0>        |                   |                   |                  |                  |
| 7:0       | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | FLTEN0            | MSEL0<1:0>        |                   | FSEL0<4:0>        |                   |                   |                  |                  |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31 **FLTEN3:** Filter 3 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 **MSEL3<1:0>:** Filter 3 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 **FSEL3<4:0>:** FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

bit 23 **FLTEN2:** Filter 2 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 **MSEL2<1:0>:** Filter 2 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 **FSEL2<4:0>:** FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

•

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENN) bit is '0'.

## REGISTER 30-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER

| Bit Range | Bit 31/23/15/7             | Bit 30/22/14/6          | Bit 29/21/13/5          | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------------------|-------------------------|-------------------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0                        | U-0                     | U-0                     | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                          | —                       | —                       | —              | —              | —              | —             | —             |
| 23:16     | R/W-0                      | R/W-0                   | R/W-0                   | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | BUFCNT<7:0> <sup>(1)</sup> |                         |                         |                |                |                |               |               |
| 15:8      | U-0                        | U-0                     | U-0                     | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —                          | —                       | —                       | —              | —              | —              | —             | —             |
| 7:0       | R/W-0                      | R/W-0                   | R/W-0                   | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | ETHBUSY <sup>(5)</sup>     | TxBUSY <sup>(2,6)</sup> | RxBUSY <sup>(3,6)</sup> | —              | —              | —              | —             | —             |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0'

bit 23-16 **BUFCNT<7:0>:** Packet Buffer Count bits<sup>(1)</sup>

Number of packet buffers received in memory. Once a packet has been successfully received, this register is incremented by hardware based on the number of descriptors used by the packet. Software decrements the counter (by writing to the BUFCDEC bit (ETHCON1<0>)) for each descriptor used) after a packet has been read out of the buffer. The register does not roll over (0xFF to 0x00) when hardware tries to increment the register and the register is already at 0xFF. Conversely, the register does not roll under (0x00 to 0xFF) when software tries to decrement the register and the register is already at 0x0000. When software attempts to decrement the counter at the same time that the hardware attempts to increment the counter, the counter value will remain unchanged.

When this register value reaches 0xFF, the RX logic will halt (only if automatic Flow Control is enabled) awaiting software to write the BUFCDEC bit in order to decrement the register below 0xFF.

If automatic Flow Control is disabled, the RxDMA will continue processing and the BUFCNT will saturate at a value of 0xFF.

When this register is non-zero, the PKTPEND status bit will be set and an interrupt may be generated, depending on the value of the ETHIEN bit <PKTPENDIE> register.

When the ETHRXST register is written, the BUFCNT counter is automatically cleared to 0x00.

**Note:** BUFCNT will not be cleared when ON is set to '0'. This enables software to continue to utilize and decrement this count.

bit 15-8 **Unimplemented:** Read as '0'

bit 7 **ETHBUSY:** Ethernet Module busy bit<sup>(5)</sup>

1 = Ethernet logic has been turned on (ON (ETHCON1<15>) = 1) or is completing a transaction

0 = Ethernet logic is idle

This bit indicates that the module has been turned on or is completing a transaction after being turned off.

**Note 1:** This bit is only used for RX operations.

**2:** This bit is only affected by TX operations.

**3:** This bit is only affected by RX operations.

**4:** This bit is affected by TX and RX operations.

**5:** This bit will be *set* when the ON bit (ETHCON1<15>) = 1.

**6:** This bit will be *cleared* when the ON bit (ETHCON1<15>) = 0.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-39: EMAC1SA2: ETHERNET CONTROLLER MAC STATION ADDRESS 2 REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P         | R/W-P         |
|           | STNADDR2<7:0>  |                |                |                |                |                |               |               |
| 7:0       | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P         | R/W-P         |
|           | STNADDR1<7:0>  |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

-n = Value at POR

W = Writable bit

'1' = Bit is set

P = Programmable bit

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-8 **STNADDR2<7:0>:** Station Address Octet 2 bits

These bits hold the second transmitted octet of the station address.

bit 7-0 **STNADDR1<7:0>:** Station Address Octet 1 bits

These bits hold the most significant (first transmitted) octet of the station address.

- Note 1:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.
- 2:** This register is loaded at reset from the factory preprogrammed station address.

## REGISTER 34-4: DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 2-0    **FNOSC<2:0>**: Oscillator Selection bits

- 111 = FRC divided by FRCDIV<2:0> bits (FRCDIV)
- 110 = Reserved
- 101 = LPRC
- 100 = Sosc
- 011 = Reserved
- 010 = Posc (HS, EC)
- 001 = SPLL
- 000 = FRC divided by FRCDIV<2:0> bits (FRCDIV)

## 37.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ EF electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MZ EF devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Specifications for Extended Temperature devices (-40°C to +125°C) that are different from the specifications in this section are provided in **38.0 “Extended Temperature Electrical Characteristics”**.

### Absolute Maximum Ratings

(See Note 1)

|                                                                                           |                           |
|-------------------------------------------------------------------------------------------|---------------------------|
| Ambient temperature under bias.....                                                       | -40°C to +85°C            |
| Storage temperature .....                                                                 | -65°C to +150°C           |
| Voltage on VDD with respect to VSS .....                                                  | -0.3V to +4.0V            |
| Voltage on any pin that is not 5V tolerant, with respect to VSS ( <b>Note 3</b> ).....    | -0.3V to (VDD + 0.3V)     |
| Voltage on any 5V tolerant pin with respect to VSS when VDD ≥ 2.1V ( <b>Note 3</b> )..... | -0.3V to +5.5V            |
| Voltage on any 5V tolerant pin with respect to VSS when VDD < 2.1V ( <b>Note 3</b> )..... | -0.3V to +3.6V            |
| Voltage on D+ or D- pin with respect to VUSB3V3 .....                                     | -0.3V to (VUSB3V3 + 0.3V) |
| Voltage on Vbus with respect to VSS .....                                                 | -0.3V to +5.5V            |
| Maximum current out of VSS pin(s) .....                                                   | 200 mA                    |
| Maximum current into VDD pin(s) ( <b>Note 2</b> ).....                                    | 200 mA                    |
| Maximum current sunk/sourced by any 4x I/O pin ( <b>Note 4</b> ).....                     | 15 mA                     |
| Maximum current sunk/sourced by any 8x I/O pin ( <b>Note 4</b> ).....                     | 25 mA                     |
| Maximum current sunk/sourced by any 12x I/O pin ( <b>Note 4</b> ).....                    | 33 mA                     |
| Maximum current sunk by all ports .....                                                   | 150 mA                    |
| Maximum current sourced by all ports ( <b>Note 2</b> ).....                               | 150 mA                    |

**Note 1:** Stresses above those listed under “**Absolute Maximum Ratings**” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**2:** Maximum allowable current is a function of device maximum power dissipation (see Table 37-2).

**3:** See the pin name tables (Table 2 through Table 4) for the 5V tolerant pins.

**4:** Characterized, but not tested. Refer to parameters DO10, DO20, and DO20a for the 4x, 8x, and 12x I/O pin lists.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 39-4: DC CHARACTERISTICS: PROGRAM FLASH MEMORY WAIT STATES**

| DC CHARACTERISTICS                        | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial |       |            |
|-------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------------|
| Required Flash Wait States <sup>(1)</sup> | SYSCLK                                                                                                                                                                   | Units | Conditions |
| <b>With ECC:</b>                          |                                                                                                                                                                          |       |            |
| 0 Wait states                             | $0 < \text{SYSCLK} \leq 60$                                                                                                                                              | MHz   | —          |
| 1 Wait state                              | $60 < \text{SYSCLK} \leq 120$                                                                                                                                            |       |            |
| 2 Wait states                             | $120 < \text{SYSCLK} \leq 200$                                                                                                                                           |       |            |
| 4 Wait states                             | $200 < \text{SYSCLK} \leq 252$                                                                                                                                           |       |            |
| <b>Without ECC:</b>                       |                                                                                                                                                                          |       |            |
| 0 Wait states                             | $0 < \text{SYSCLK} \leq 74$                                                                                                                                              | MHz   | —          |
| 1 Wait state                              | $74 < \text{SYSCLK} \leq 140$                                                                                                                                            |       |            |
| 2 Wait states                             | $140 < \text{SYSCLK} \leq 200$                                                                                                                                           |       |            |
| 4 Wait states                             | $200 < \text{SYSCLK} \leq 252$                                                                                                                                           |       |            |

**Note 1:** To use Wait states, the Prefetch module must be enabled ( $\text{PREFEN}<1:0> \neq 00$ ) and the  $\text{PFMWS}<2:0>$  bits must be written with the desired Wait state value.

## APPENDIX B: MIGRATING FROM PIC32MZ EC TO PIC32MZ EF

This appendix provides an overview of considerations for migrating from PIC32MZ EC devices to the PIC32MZ EF family of devices. The code developed for PIC32MZ EC devices can be ported to PIC32MZ EF devices after making the appropriate changes outlined in the following sections.

The PIC32MZ EF devices are similar to PIC32MZ EC devices, with many feature improvements and new capabilities.

### B.1 Oscillator and PLL Configuration

A number of new features have been added to the oscillator and PLL to enhance their ability to work with crystals and to change frequencies.

Table B-1 summarizes the differences (indicated by **Bold** type) between the family differences for the oscillator.

**TABLE B-1: OSCILLATOR DIFFERENCES**

| PIC32MZ EC Feature                                                                                                                                                            | PIC32MZ EF Feature                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Primary Oscillator Crystal Power</b>                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| On PIC32MZ EC devices, the crystal HS Posc mode is only functional with crystals that have certain characteristics, such as very low ESR.                                     | <p>On PIC32MZ EF devices, some DEVCFG0 bits have been added to allow control over the strength of the oscillator and to add a kick start boost.</p> <p>POSCBOOST (DEVCFG0&lt;21&gt;)</p> <p>1 = Boost the kick start of the oscillator</p> <p>0 = Normal start of the oscillator</p> <p>POSCGAIN&lt;1:0&gt; (DEVCFG0&lt;20:19&gt;)</p> <p>11 = 2x gain setting</p> <p>10 = 1.5x gain setting</p> <p>01 = 0.5x gain setting</p> <p>00 = 1x gain setting</p> <p>Note that the default for POSCGAIN (2x gain setting) may over-drive crystals and shorten their life. It is the responsibility of the designer to ensure crystals are operated properly.</p> |
| <b>Secondary Oscillator Crystal Power</b>                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| On PIC32MZ EC devices, the Secondary Oscillator (Sosc) is not functional.                                                                                                     | <p>On PIC32MZ EF devices, the Secondary Oscillator is now functional, and provides similar strength and kick start boost features as the Posc.</p> <p>SOSCBOST (DEVCFG0&lt;18&gt;)</p> <p>1 = Boost the kick start of the oscillator</p> <p>0 = Normal start of the oscillator</p> <p>SOSCGAIN&lt;1:0&gt; (DEVCFG0&lt;17:16&gt;)</p> <p>11 = 2x gain setting</p> <p>10 = 1.5x gain setting</p> <p>01 = 0.5x gain setting</p> <p>00 = 1x gain setting</p> <p>Note that the default for SOSCGAIN (2x gain setting) may over-drive crystals and shorten their life. It is the responsibility of the designer to ensure crystals are operated properly.</p>   |
| <b>Clock Status Bits</b>                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| On PIC32MZ EC devices, the SOSCRDY bit (OSCCON<22>) indicates when the Secondary Oscillator is ready. There are no indications of other oscillator status.                    | <p>A new register, CLKSTAT, has been added, which includes the SOSCRDY bit (CLKSTAT&lt;4&gt;). In addition, new status bits are available:</p> <ul style="list-style-type: none"> <li>• LPRCRDY (CLKSTAT&lt;5&gt;)</li> <li>• POSCRDY (CLKSTAT&lt;2&gt;)</li> <li>• DIVSPLLRDY (CLKSTAT&lt;1&gt;)</li> <li>• FRRCRDY (CLKSTAT&lt;0&gt;)</li> </ul>                                                                                                                                                                                                                                                                                                        |
| <b>Clock Switching</b>                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| On PIC32MZ EC devices, clock switches occur as soon as the switch command is issued. Also, the only clock sources that can be divided are the output of the PLL, and the FRC. | <p>To reduce power spikes during clock switches, PIC32MZ EF devices add a clock slewing feature, so that clock switches can be controlled in their rate and size. The SLEWCON register controls this feature. The SLEWCON register also features a SYSCLK divider, so that all of the possible clock sources may be divided further as needed.</p>                                                                                                                                                                                                                                                                                                        |