

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


etails	
roduct Status	Active
ore Processor	MIPS32® M-Class
ore Size	32-Bit Single-Core
peed	180MHz
onnectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
umber of I/O	120
rogram Memory Size	1MB (1M x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	256K x 8
oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
ata Converters	A/D 48x12b
scillator Type	Internal
perating Temperature	-40°C ~ 125°C (TA)
lounting Type	Surface Mount
ackage / Case	144-LQFP
upplier Device Package	144-LQFP (20x20)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efk144-e-pl

IC32MZ Emb	edded Con	nectivity v	with Floatii	ng Point U	Init (EF) F	amily
OTES:						

2.9.1.3 EMI/EMC/EFT (IEC 61000-4-4 and IEC 61000-4-2) Suppression Considerations

The use of LDO regulators is preferred to reduce overall system noise and provide a cleaner power source. However, when utilizing switching Buck/Boost regulators as the local power source for PIC32MZ EF devices, as well as in electrically noisy environments or test conditions required for IEC 61000-4-4 and IEC 61000-4-2, users should evaluate the use of T-Filters (i.e., L-C-L) on the power pins, as shown in Figure 2-5. In addition to a more stable power source, use of this type of T-Filter can greatly reduce susceptibility to EMI sources and events.

FIGURE 2-5: EMI/EMC/EFT SUPPRESSION CIRCUIT



The FPU implements a high-performance 7-stage pipeline:

- Decode, register read and unpack (FR stage)
- Multiply tree, double pumped for double (M1 stage)
- · Multiply complete (M2 stage)
- Addition first step (A1 stage)
- · Addition second and final step (A2 stage)
- Packing to IEEE format (FP stage)
- · Register writeback (FW stage)

The FPU implements a bypass mechanism that allows the result of an operation to be forwarded directly to the instruction that needs it without having to write the result to the FPU register and then read it back.

Table 3-5 lists the Coprocessor 1 Registers for the FPU.

TABLE 3-5: FPU (CP1) REGISTERS

Register Number	Register Name	Function
0	FIR	Floating Point implementation register. Contains information that identifies the FPU.
25	FCCR	Floating Point condition codes register.
26	FEXR	Floating Point exceptions register.
28	FENR	Floating Point enables register.
31	FCSR	Floating Point Control and Status register.

3.2 Power Management

The processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during Idle periods.

3.2.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see **Section 33.0** "Power-Saving Features".

3.2.2 LOCAL CLOCK GATING

The majority of the power consumed by the processor core is in the clock tree and clocking registers. The PIC32MZ family makes extensive use of local gated-clocks to reduce this dynamic power consumption.

3.3 L1 Instruction and Data Caches

3.3.1 INSTRUCTION CACHE (I-CACHE)

The I-Cache is an on-core memory block of 16 Kbytes. Because the I-Cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access rather than having to wait for the physical address translation. The tag holds 22 bits of physical address, a valid bit, and a lock bit. The LRU replacement bits are stored in a separate array.

The I-Cache block also contains and manages the instruction line fill buffer. Besides accumulating data to be written to the cache, instruction fetches that reference data in the line fill buffer are serviced either by a bypass of that data, or data coming from the external interface. The I-Cache control logic controls the bypass function.

The processor core supports I-Cache locking. Cache locking allows critical code or data segments to be locked into the cache on a per-line basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache locking function is always available on all I-Cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

3.3.2 DATA CACHE (D-CACHE)

The D-Cache is an on-core memory block of 4 Kbytes. This virtually indexed, physically tagged cache is protected. Because the D-Cache is virtually indexed, the virtual-to-physical address translation occurs in parallel with the cache access. The tag holds 22 bits of physical address, a valid bit, and a lock bit. There is an additional array holding dirty bits and LRU replacement algorithm bits for each set of the cache.

In addition to I-Cache locking, the processor core also supports a D-Cache locking mechanism identical to the I-Cache. Critical data segments are locked into the cache on a per-line basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a cache miss.

The D-Cache locking function is always available on all D-Cache entries. Entries can then be marked as locked or unlocked on a per-entry basis using the CACHE instruction.

3.3.3 ATTRIBUTES

The processor core I-Cache and D-Cache attributes are listed in the Configuration registers (see Register 3-1 through Register 3-4).

REGISTER 4-6: SBTxECLRS: SYSTEM BUS TARGET 'x' SINGLE ERROR CLEAR REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_		_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_			_		_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	-	_	-		_		_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7:0	_	_	_	_	_	_	_	CLEAR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Single Error on Read bit

A single error as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-7: SBTxECLRM: SYSTEM BUS TARGET 'x' MULTIPLE ERROR CLEAR REGISTER ('x' = 0-13)

	,	$\mathbf{x} = \mathbf{v} \cdot \mathbf{v}$						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	_	_	_	_	_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
7:0	_	_	_	_	_	_	_	CLEAR

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-1 Unimplemented: Read as '0'

bit 0 CLEAR: Clear Multiple Errors on Read bit

Multiple errors as reported via SBTxELOG1 and SBTxELOG2 is cleared by a read of this register.

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

\sim
0
_
S
٠.
\sim
\circ
2015-2016
တ
_
≤
≂.
¥
o
Ō
⇉
Microchip -
O
_
ഹ'
۲ŏ
¥
≒
≂
¥.
Ō
Ω
Technology
nc.
C
•
•

TABLE 7-3:	INTERRUPT REGISTER MAP ((CONTINUED)	

ress f)	L -	o						-		Bir	ts								s,
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0769	OFF138	31:16	_	_	_	_	_		ı	_	_	_	_	_	_		VOFF<	17:16>	0000
0700	OFF 136	15:0								VOFF<15:1>								_	0000
0760	OFF139	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011139	15:0								VOFF<15:1>								_	0000
0770	OFF140	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0110	011140	15:0								VOFF<15:1>								_	0000
0774	OFF141	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0114	011141	15:0								VOFF<15:1>								_	0000
0778	OFF142	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0110	011142	15:0								VOFF<15:1>								_	0000
0770	OFF143	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0110	011140	15:0								VOFF<15:1>								_	0000
0780	OFF144	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0700	011144	15:0								VOFF<15:1>								_	0000
0784	OFF145	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0704	011140	15:0								VOFF<15:1>								_	0000
0788	OFF146	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0700	011140	15:0								VOFF<15:1>								_	0000
0780	OFF147	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0700	011147	15:0								VOFF<15:1>								_	0000
0790	OFF148 ⁽²⁾	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0730	011140	15:0								VOFF<15:1>								_	0000
0704	OFF149 ⁽²⁾	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0734	011149	15:0								VOFF<15:1>								_	0000
0708	OFF150 ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0130	OI 1 130* *	15:0								VOFF<15:1>								_	0000
0790	OFF151 ⁽³⁾	31:16	_	_	_			_	_	_	_					_	VOFF<	17:16>	0000
0130	01113117	15:0								VOFF<15:1>								_	0000
0740	OFF152 ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0740	OIFIDZ.	15:0				·—-				VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- 3: This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

TABLE 7-3:	INTERRUPT	REGISTER	MAP	(CONTINUED)

ress t)	L _	ø								Bi	ts								s,
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0010	OFF183	31:16	_	_	_	_	-	_	ı	_	_	_	_		_		VOFF<	17:16>	0000
0610	OFF 103	15:0								VOFF<15:1>								_	0000
0830	OFF184	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0020	011104	15:0								VOFF<15:1>								_	0000
0824	OFF185 ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0024	011100	15:0								VOFF<15:1>								_	0000
0828	OFF186 ⁽²⁾	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0020	OI 1 100·	15:0								VOFF<15:1>								_	0000
0820	OFF187 ⁽²⁾	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0020	011107	15:0								VOFF<15:1>								_	0000
0830	OFF188	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0030	011100	15:0								VOFF<15:1>								_	0000
0834	OFF189	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0004	011103	15:0								VOFF<15:1>								_	0000
0838	OFF190	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0030	011130	15:0								VOFF<15:1>								_	0000
0840	OFF192	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011132	15:0								VOFF<15:1>								_	0000
0844	OFF193	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0044	011133	15:0								VOFF<15:1>								_	0000
0848	OFF194	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0040	011134	15:0								VOFF<15:1>								_	0000
0850	OFF196	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0030	011130	15:0								VOFF<15:1>								_	0000
0858	OFF198	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0000	011130	15:0								VOFF<15:1>									0000
0850	OFF199	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
3030	017 100	15:0								VOFF<15:1>								_	0000
0860	OFF200	31:16	_		_	_	_	_	-	_			_	-	_	_	VOFF<	17:16>	0000
0000	O1 F200	15:0				· · · · ·				VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV
 - Registers" for more information.

 This bit or register is not available on 64-pin devices.
 - This bit or register is not available on devices without a CAN module.
 - 4:
 - This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
 - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
 - This bit or register is not available on devices without a Crypto module. This bit or register is not available on 124-pin devices. 7:

REGISTER 9-1: PRECON: PREFETCH MODULE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
31.24	_	-	_	_	_	PFMSECEN	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	-	1	-	_	_	-	-	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	-	1	-	_	_	-	-	_
7:0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
7.0	_	_	PREFE	N<1:0>	_	PFI	MWS<2:0>(1)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

bit 26 **PFMSECEN:** Flash SEC Interrupt Enable bit

1 = Generate an interrupt when the PFMSEC bit (PRESTAT<26>) is set

0 = Do not generate an interrupt when the PFMSEC bit is set

bit 25-6 Unimplemented: Read as '0'

bit 5-4 **PREFEN<1:0>:** Predictive Prefetch Enable bits

11 = Enable predictive prefetch for any address

10 = Enable predictive prefetch for CPU instructions and CPU data

01 = Enable predictive prefetch for CPU instructions only

00 = Disable predictive prefetch

bit 3 Unimplemented: Read as '0'

bit 2-0 **PFMWS<2:0>:** PFM Access Time Defined in Terms of SYSCLK Wait States bits⁽¹⁾

111 = Seven Wait states

•

•

010 Tura

010 = Two Wait states

001 = One Wait state

000 = Zero Wait states

Note 1: For the Wait states to SYSCLK relationship, refer to Table 37-13 in Section37.0 "Electrical Characteristics".

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R-0	R/W-0	
31:24	AUTOCLR	ISO	DMAREQEN	DISNYET	DMAREQMD	1	_	INCOMPRX	
AUTOCLI		AUTORQ	DIVIAREQEN	PIDERR	DIVIAREQIVID	DATATWEN	DATATGGL	INCOMPRA	
	R/W-0, HC	R/W-0, HS	R/W-0	R/W-0, HC	R-0, HS	R/W-0, HS	R-0, HS, HC	R/W-0, HS	
23:16	CLRDT	SENTSTALL	SENDSTALL	FLUSH	DATAERR	OVERRUN	FIFOFULL	RXPKTRDY	
	CLNDI	RXSTALL	REQPKT	PLUSIT	DERRNAKT	ERROR	FIFOFULL	KAFKIKDI	
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.6			MULT<4:0>			R	XMAXP<10:8	<	
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7.0				RXMA	\XP<7:0>				

Legend: HC = Hardware Cleared HS = Hardware Set

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 AUTOCLR: RXPKTRDY Automatic Clear Control bit

- 1 = RXPKTRDY will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the RX FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually. When using a DMA to unload the RX FIFO, data is read from the RX FIFO in 4-byte chunks regardless of the RXMAXP.
- 0 = No automatic clearing of RXPKTRDY

This bit should not be set for high-bandwidth Isochronous endpoints.

- bit 30 ISO: Isochronous Endpoint Control bit (Device mode)
 - 1 = Enable the RX endpoint for Isochronous transfers
 - 0 = Enable the RX endpoint for Bulk/Interrupt transfers

AUTORQ: Automatic Packet Request Control bit (*Host mode*)

- 1 = REQPKT will be automatically set when RXPKTRDY bit is cleared.
- 0 = No automatic packet request

This bit is automatically cleared when a short packet is received.

- bit 29 DMAREQEN: DMA Request Enable Control bit
 - 1 = Enable DMA requests for the RX endpoint.
 - 0 = Disable DMA requests for the RX endpoint.
- bit 28 DISNYET: Disable NYET Handshakes Control/PID Error Status bit (Device mode)
 - 1 = In Bulk/Interrupt transactions, disables the sending of NYET handshakes. All successfully received RX packets are ACKed including at the point at which the FIFO becomes full.
 - 0 = Normal operation.

In Bulk/Interrupt transactions, this bit only has any effect in Hi-Speed mode, in which mode it should be set for all Interrupt endpoints.

PIDERR: PID Error Status bit (*Host mode*)

- 1 = In ISO transactions, this indicates a PID error in the received packet.
- 0 = No error
- bit 27 DMAREQMD: DMA Request Mode Selection bit
 - 1 = DMA Request Mode 1
 - 0 = DMA Request Mode 0

REGISTER 16-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
31:24	WDTCLRKEY<15:8>											
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0				
23:16	WDTCLRKEY<7:0>											
45.0	R/W-y	U-0	U-0	R-y	R-y	R-y	R-y	R-y				
15:8	ON ⁽¹⁾	_	_	RUNDIV<4:0>								
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
7:0	_	_	_	_	_	_	_	WDTWINEN				

Legend:y = Values set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 WDTCLRKEY: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value 0x5743 to this location using a single 16-bit write.

bit 15 **ON:** Watchdog Timer Enable bit⁽¹⁾

1 = The WDT is enabled 0 = The WDT is disabled

bit 14-13 Unimplemented: Read as '0'

bit 12-8 RUNDIV<4:0>: Watchdog Timer Postscaler Value bits

On reset, these bits are set to the values of the WDTPS<4:0> Configuration bits in DEVCFG1.

bit 7-1 Unimplemented: Read as '0'

bit 0 WDTWINEN: Watchdog Timer Window Enable bit

1 = Enable windowed Watchdog Timer0 = Disable windowed Watchdog Timer

Note 1: This bit only has control when the FWDTEN bit (DEVCFG1<23>) = 0.

REGISTER 23-8: PMWADDR: PARALLEL PORT WRITE ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	_	_	_	_	_	_	_	_				
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	_	_	_	_	_	_	_	_				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	WCS2 ⁽¹⁾	WCS1 ⁽³⁾		WARR 40.0								
	WADDR15 ⁽²⁾	WADDR14 ⁽⁴⁾		WADDR<13:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 WCS2: Chip Select 2 bit⁽¹⁾

1 = Chip Select 2 is active

0 = Chip Select 2 is inactive

bit 15 WADDR<15>: Target Address bit 15⁽²⁾

bit 14 WCS1: Chip Select 1 bit⁽³⁾

1 = Chip Select 1 is active 0 = Chip Select 1 is inactive

bit 14 WADDR<14>: Target Address bit 14⁽⁴⁾

bit 13-0 WADDR<13:0>: Address bits

Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.

2: When the CSF<1:0> bits (PMCON<7:6>) = 00.

3: When the CSF<1:0> bits (PMCON<7:6>) = 10.

4: When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_			-			_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23.10	_	_	_	_	_	_	_	_	
15.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	ALRMEN ^(1,2)	CHIME ⁽²⁾	PIV ⁽²⁾	ALRMSYNC	AMASK<3:0>(2)				
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0				ARPT<7:0	>(2)		•	•	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ALRMEN: Alarm Enable bit (1,2)

1 = Alarm is enabled

0 = Alarm is disabled

bit 14 **CHIME**: Chime Enable bit⁽²⁾

1 = Chime is enabled – ARPT<7:0> is allowed to rollover from 0x00 to 0xFF

0 = Chime is disabled - ARPT<7:0> stops once it reaches 0x00

bit 13 **PIV:** Alarm Pulse Initial Value bit⁽²⁾

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse.

When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

- bit 12 ALRMSYNC: Alarm Sync bit
 - 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read.

 The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
 - 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover
- bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits⁽²⁾

0000 = Every half-second

0001 = Every second

0010 = Every 10 seconds

0011 = Every minute

0100 = Every 10 minutes

0101 = Every hour

0110 = Once a day

0111 = Once a week

1000 = Once a month

1001 = Once a year (except when configured for February 29, once every four years)

1010 = Reserved

1011 = Reserved

11xx = Reserved

Note 1: Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

Note: This register is reset only on a Power-on Reset (POR).

REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0 (CONTINUED)

```
bit 15
            FLTEN1: Filter 1 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 14-13
            MSEL1<1:0>: Filter 1 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
bit 12-8
            FSEL1<4:0>: FIFO Selection bits
            11111 = Message matching filter is stored in FIFO buffer 31
            11110 = Message matching filter is stored in FIFO buffer 30
            00001 = Message matching filter is stored in FIFO buffer 1
            00000 = Message matching filter is stored in FIFO buffer 0
bit 7
            FLTEN0: Filter 0 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 6-5
            MSEL0<1:0>: Filter 0 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
bit 4-0
            FSEL0<4:0>: FIFO Selection bits
            11111 = Message matching filter is stored in FIFO buffer 31
            11110 = Message matching filter is stored in FIFO buffer 30
            00001 = Message matching filter is stored in FIFO buffer 1
            00000 = Message matching filter is stored in FIFO buffer 0
```

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

REGISTER 29-17: CIFLTCON7: CAN FILTER CONTROL REGISTER 7

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FLTEN31	MSEL3	1<1:0>		FSEL31<4:0>						
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	FLTEN30	MSEL3	0<1:0>	FSEL30<4:0>							
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	FLTEN29	MSEL29<1:0>		FSEL29<4:0>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	FLTEN28	MSEL2	8<1:0>	FSEL28<4:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31 FLTEN31: Filter 31 Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 30-29 MSEL31<1:0>: Filter 31 Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 28-24 FSEL31<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

_

•

•

00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

bit 23 FLTEN30: Filter 30Enable bit

1 = Filter is enabled

0 = Filter is disabled

bit 22-21 MSEL30<1:0>: Filter 30Mask Select bits

11 = Acceptance Mask 3 selected

10 = Acceptance Mask 2 selected

01 = Acceptance Mask 1 selected

00 = Acceptance Mask 0 selected

bit 20-16 FSEL30<4:0>: FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31

11110 = Message matching filter is stored in FIFO buffer 30

•

Ī

•

00001 = Message matching filter is stored in FIFO buffer 1

00000 = Message matching filter is stored in FIFO buffer 0

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

0
201
5-201
<u></u>
Microchip
Technology
nc.

ess										Bi	its								
Virtual Address (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ETH	31:16	_		_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2110	FRMTXOK	15:0				•				FRMTXOK	CNT<15:0>	•			•	•	•	•	0000
2120	ETH	31:16	_		_	_	-		_	-	_	_	_	_	_	_	_	_	0000
2120	SCOLFRM	15:0				1				SCOLFRM	CNT<15:0>	1			1	1	ı	1	0000
2130	ETH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	MCOLFRM	15:0								MCOLFRM	CNT<15:0>								0000
2140	ETH	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
	FRMRXOK	15:0			1	1			1	FRMRXOK	CNT<15:0>	I					l	l	0000
2150	ETH FCSERR	31:16	_		_	_			_			_	_	_	_	_	_	_	0000
		15:0								FCSERRO									0000
2160	ETH ALGNERR	31:16	_	_	_	_	_	_	_		— ONT 45:0	_	_	_	_	_	_	_	0000
	ALGINLIKIK	15:0								ALGNERR									0000
2200	EMAC1	31:16	- SOFT	— SIM	_	_	— RESET	RESET	RESET	— RESET	_	_	_	_	_	_	_	_	0000
2200	CFG1	15:0	RESET	RESET	_	_	RMCS	RESET	TMCS	TFUN		_	_	LOOPBACK	TXPAUSE	RXPAUSE	PASSALL	RXENABLE	800D
	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2210	CFG2	15:0	_	EXCESS DFR	BP NOBKOFF	NOBKOFF	_	_	LONGPRE	PUREPRE	AUTOPAD	VLANPAD	PAD ENABLE	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX	4082
0000	EMAC1	31:16	_	-	_	_	_	-	_	_	-	_	_	_	_	_	_	_	0000
2220	IPGT	15:0	_	I	_	_	_		_	_				B2	2BIPKTGP<6	:0>			0012
2230	EMAC1	31:16	_	-	_	_	_	ı	_	_	-	_	-	_	_	_	_	_	0000
2230	IPGR	15:0	_			NB2	BIPKTGP1<6	6:0>			_			NB:	2BIPKTGP2<	6:0>			0C12
2240	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2240	CLRT	15:0	_	_			CWINDO)W<5:0>			_	_	_	_		RET	<<3:0>		370F
2250	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2200	MAXF	15:0			ı					MACMA)	KF<15:0>	ı		ı	I	ı	ı	ı	05EE
	EMAC1	31:16	_		_	_	_		_	_	_	_	_	_	_	_	_	_	0000
2260	SUPP	15:0	_	_	_	_	RESET RMII	_	_	SPEED RMII	_	_	_	_	_	_	_	_	1000
2270	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2270	TEST	15:0	_	-	_	_	_	ı	_	_	_	_	_	_	_	TESTBP	TESTPAUSE	SHRTQNTA	0000
	EMAC1	31:16	_		_	_	_		_	_	_	_	_	_		_	_		0000
2280	MCFG	15:0	RESET MGMT	ı	_	_	-	ı	-		-	_		CLKSE	:L<3:0>		NOPRE	SCANINC	0020
2200	EMAC1	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
2290	MCMD	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SCAN	READ	0000
	EMAC1	31:16	_		_	_			_	_		_	_	_	_			_	0000
22A0								HYADDR<4:								EGADDR<4:			0100

Legend: Note 1:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and **INV Registers"** for more information.

^{2:} Reset values default to the factory programmed value.

TABLE 33-1: PERIPHERAL MODULE DISABLE BITS AND LOCATIONS⁽¹⁾ (CONTINUED)

Peripheral	PMDx bit Name	Register Name and Bit Location
UART3	U3MD	PMD5<2>
UART4	U4MD	PMD5<3>
UART5	U5MD	PMD5<4>
UART6	U6MD	PMD5<5>
SPI1	SPI1MD	PMD5<8>
SPI2	SPI2MD	PMD5<9>
SPI3	SPI3MD	PMD5<10>
SPI4	SPI4MD	PMD5<11>
SPI5	SPI5MD	PMD5<12>
SPI6	SPI6MD	PMD5<13>
I2C1	I2C1MD	PMD5<16>
I2C2	I2C2MD	PMD5<17>
I2C3	I2C3MD	PMD5<18>
I2C4	I2C4MD	PMD5<19>
I2C5	I2C5MD	PMD5<20>
USB ⁽²⁾	USBMD	PMD5<24>
CAN1	CAN1MD	PMD5<28>
CAN2	CAN2MD	PMD5<29>
RTCC	RTCCMD	PMD6<0>
Reference Clock Output 1	REFO1MD	PMD6<8>
Reference Clock Output 2	REFO2MD	PMD6<9>
Reference Clock Output 3	REFO3MD	PMD6<10>
Reference Clock Output 4	REFO4MD	PMD6<11>
PMP	PMPMD	PMD6<16>
EBI	EBIMD	PMD6<17>
SQI1	SQI1MD	PMD6<23>
Ethernet	ETHMD	PMD6<28>
DMA	DMAMD	PMD7<4>
Random Number Generator	RNGMD	PMD7<20>
Crypto	CRYPTMD	PMD7<22>

Note 1: Not all modules and associated PMDx bits are available on all devices. See TABLE 1: "PIC32MZ EF Family Features" for the lists of available peripherals.

^{2:} Module must not be busy after clearing the associated ON bit and prior to setting the USBMD bit.

TABLE 37-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARAG	CTERISTICS		Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical ⁽³⁾	Maximum ⁽⁶⁾	Units	Conditions				
Operating C	urrent (IDD) ⁽¹)						
DC20	8	25	mA	4 MHz (Note 4,5)				
DC21	10	30	mA	10 MHz (Note 5)				
DC22	32	65	mA	60 MHz (Note 2,4)				
DC23	40	75	mA	80 MHz (Note 2,4)				
DC25	61	95	mA	130 MHz (Note 2,4)				
DC26	72	110	mA	160 MHz (Note 2,4)				
DC28	81	120	mA	180 MHz (Note 2,4)				
DC27a	92	130	mA	200 MHz (Note 2)				
DC27b	78	100	mA	200 MHz (Note 4,5)				

- Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
 - 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC (for 8 MHz and below) and EC+PLL (for above 8 MHz) with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
 - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to two
 - L1 Cache and Prefetch modules are enabled
 - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
 - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while (1) statement from Flash
 - RTCC and JTAG are disabled
 - **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 4: This parameter is characterized, but not tested in manufacturing.
 - 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
 - **6:** Data in the "Maximum" column is at 3.3V, +85°C at specified operating frequency, unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 37-14: COMPARATOR SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions (see Note 3): 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +125^{\circ}\text{C}$ for Extended						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Comments		
D300	VIOFF	Input Offset Voltage		±10	_	mV	AVDD = VDD, AVSS = VSS		
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)		
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max VicM = (VDD - 1)V (Note 2, 4)		
D303	TRESP	Response Time	_	150	_	ns	AVDD = VDD, AVSS = VSS (Notes 1, 2)		
D304	ON2ov	Comparator Enabled to Output Valid	_	_	10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)		
D305	IVREF	Internal Voltage Reference	1.194	1.2	1.206	V	_		

- Note 1: Response time measured with one comparator input at (VDD 1.5)/2, while the other input transitions from Vss to VDD.
 - **2:** These parameters are characterized but not tested.
 - **3:** The Comparator module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.
 - 4: CMRR measurement characterized with a 1 $M\Omega$ resistor in parallel with a 25 pF capacitor to Vss.

TABLE 37-15: COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

DC CHA	RACTERI	STICS	Standard Operating Conditions (see Note 3): 2.1V to 3.6V (unless otherwise stated)							
Param. No.	Symbol	Characteristics	Min.	Тур.	Max.	Units	Comments			
D312	TSET	Internal 4-bit DAC Comparator Reference Settling time	_	_	10	μs	See Note 1			
D313 DACREFH			AVss	_	AVDD	V	CVRSRC with CVRSS = 0			
		Reference Range	VREF-	_	VREF+	V	CVRSRC with CVRSS = 1			
D314	D314 DVREF CVREF Programm Output Range		0	_	0.625 x DACREFH	V	0 to 0.625 DACREFH with DACREFH/24 step size			
			0.25 x DACREFH	_	0.719 x DACREFH	V	0.25 x DACREFH to 0.719 DACREFH with DACREFH/32 step size			
D315	DACRES	Resolution	_	_	DACREFH/24		CVRCON <cvrr> = 1</cvrr>			
			_	_	DACREFH/32		CVRCON <cvrr> = 0</cvrr>			
D316	DACACC	Absolute Accuracy ⁽²⁾	_	_	1/4	LSB	DACREFH/24, CVRCON <cvrr> = 1</cvrr>			
			_	_	1/2	LSB	DACREFH/32, CVRCON <cvrr> = 0</cvrr>			

Note 1: Settling time was measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but is not tested in manufacturing.

^{2:} These parameters are characterized but not tested.


TABLE 37-45: USB OTG ELECTRICAL SPECIFICATIONS

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions		
USB313	VUSB3V3	USB Voltage	3.0	_	3.6	V	Voltage on VUSB3V3 must be in this range for proper USB operation		
Low-Speed and Full-Speed Modes									
USB315	VILUSB	Input Low Voltage for USB Buffer			0.8	V	_		
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0			V	_		
USB318	VDIFS	Differential Input Sensitivity	0.2	1	1	V	The difference between D+ and D- must exceed this value while VCM is met		
USB319	VCM	Differential Common Mode Range	0.8		2.5	V	_		
USB321	Vol	Voltage Output Low	0.0	-	0.3	V	1.425 kΩ load connected to VUSB3V3		
USB322	Vон	Voltage Output High	2.8		3.6	V	14.25 kΩ load connected to ground		
Hi-Speed	Mode								
USB323	VHSDI	Differential input signal level	150	_	_	mV	_		
USB324	VHSSQ	SQ detection threshold	100	_	150	mV	_		
USB325	VHSCM	Common mode voltage range	-50		500	mV	_		
USB326	VHSOH	Data signaling high	360	_	440	mV	_		
USB327	VHSOL	Data signaling low	-10	_	10	mV	_		
USB328	VCHIRPJ	Chirp J level	700		1100	mV	_		
USB329	VCHIRPK	Chirp K level	-900		-500	mV	_		
USB330	ZHSDRV	Driver output resistance	_	45	_	Ω	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	124		
Pitch	eT	0.50 BSC		
Pitch (Inner to outer terminal ring)	eR	0.50 BSC		
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	-	0.05
Overall Width	Е	9.00 BSC		
Exposed Pad Width	E2	6.40	6.55	6.70
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	6.40	6.55	6.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/

support Web Address:

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453 **Los Angeles** Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000

Fax: 86-10-8528-2104
China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - ChongqingTel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

SingaporeTel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 **Taiwan - Taipei**

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 **Thailand - Bangkok**

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91 **Sweden - Stockholm** Tel: 46-8-5090-4654

Tel: 44-118-921-5800 Fax: 44-118-921-5820

UK - Wokingham

06/23/16