

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efm064-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 CPU

- Note 1: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 50. "CPU for Devices with MIPS32<sup>®</sup> microAptiv<sup>™</sup> and M-Class Cores" (DS60001192) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
  - 2: The Series 5 Warrior M-class CPU core resources are available at: www.imgtec.com.

The MIPS32<sup>®</sup> M-Class Core is the heart of the PIC32MZ EF family device processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

Key features include:

- 5-stage pipeline
- · 32-bit address and data paths
- MIPS32 Enhanced Architecture (Release 5):
  - Multiply-accumulate and multiply-subtract instructions
  - Targeted multiply instruction
  - Zero/One detect instructions
  - WAIT instruction
  - Conditional move instructions (MOVN, MOVZ)
  - Vectored interrupts
  - Programmable exception vector base
  - Atomic interrupt enable/disable
  - GPR shadow registers to minimize latency for interrupt handlers
  - Bit field manipulation instructions
  - Virtual memory support
- microMIPS<sup>™</sup> compatible instruction set:
  - Improves code size density over MIPS32, while maintaining MIPS32 performance.
  - Supports all MIPS32 instructions (except branchlikely instructions)
  - Fifteen additional 32-bit instructions and 39 16-bit instructions corresponding to commonly-used MIPS32 instructions
  - Stack pointer implicit in instruction
  - MIPS32 assembly and ABI compatible
- MMU with Translation Lookaside Buffer (TLB) mechanism:
  - 16 dual-entry fully associative Joint TLB
  - 4-entry fully associative Instruction and Data TLB
  - 4 KB pages

- Separate L1 data and instruction caches:
  - 16 KB 4-way Instruction Cache (I-Cache)
  - 4 KB 4-way Data Cache (D-Cache)
- Autonomous Multiply/Divide Unit (MDU):
  - Maximum issue rate of one 32x32 multiply per clock
  - Early-in iterative divide. Minimum 12 and maximum 38 clock latency (dividend (*rs*) sign extension-dependent)
- Power Control:
  - Minimum frequency: 0 MHz
  - Low-Power mode (triggered by WAIT instruction)
  - Extensive use of local gated clocks
- EJTAG Debug and Instruction Trace:
  - Support for single stepping
  - Virtual instruction and data address/value breakpoints
  - Hardware breakpoint supports both address match and address range triggering.
  - Eight instruction and four data complex breakpoints
- iFlowtrace<sup>®</sup> version 2.0 support:
  - Real-time instruction program counter
  - Special events trace capability
  - Two performance counters with 34 userselectable countable events
  - Disabled if the processor enters Debug mode
  - Program Counter sampling
- Four Watch registers:
  - Instruction, Data Read, Data Write options
  - Address match masking options
- DSP ASE Extension:
  - Native fractional format data type operations
  - Register Single Instruction Multiple Data (SIMD) operations (add, subtract, multiply, shift)
  - GPR-based shift
  - Bit manipulation
  - Compare-Pick
  - DSP Control Access
  - Indexed-Load
  - Branch
  - Multiplication of complex operands
  - Variable bit insertion and extraction
  - Virtual circular buffers
  - Arithmetic saturation and overflow handling
  - Zero-cycle overhead saturation and rounding operations
- Floating Point Unit (FPU):
  - 1985 IEEE-754 compliant Floating Point Unit
  - Supports single and double precision datatypes
  - 2008 IEEE-754 compatibility control of NaN handling and Abs/Neg instructions
  - Runs at 1:1 core/FPU clock ratio

# 3.4 EJTAG Debug Support

The processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the processor core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification specify which registers are selected and how they are used.

# 3.5 MIPS DSP ASE Extension

The MIPS DSP Application-Specific Extension Revision 2 is an extension to the MIPS32 architecture. This extension comprises new integer instructions and states that include new HI/LO accumulator register pairs and a DSP control register. This extension is crucial in a wide range of DSP, multimedia, and DSPlike algorithms covering Audio and Video processing applications. The extension supports native fractional format data type operations, register Single Instruction Multiple Data (SIMD) operations, such as add, subtract, multiply, and shift. In addition, the extension includes the following features that are essential in making DSP algorithms computationally efficient:

- · Support for multiplication of complex operands
- · Variable bit insertion and extraction
- Implementation and use of virtual circular buffers
- Arithmetic saturation and overflow handling support
- Zero cycle overhead saturation and rounding operations

# 3.6 microMIPS ISA

The processor core supports the microMIPS ISA, which contains all MIPS32 ISA instructions (except for branch-likely instructions) in a new 32-bit encoding scheme, with some of the commonly used instructions also available in 16-bit encoded format. This ISA improves code density through the additional 16-bit instructions while maintaining a performance similar to MIPS32 mode. In microMIPS mode, 16-bit or 32-bit instructions will be fetched and recoded to legacy MIPS32 instruction opcodes in the pipeline's I stage, so that the processor core can have the same microAptiv UP microarchitecture. Because the microMIPS instruction stream can be intermixed with 16-bit halfword or 32-bit word size instructions on halfword or word boundaries, additional logic is in place to address the misalignment word issues, thus minimizing performance loss.



# FIGURE 4-5: BOOT AND ALIAS MEMORY MAP

# TABLE 4-1: SFR MEMORY MAP

	Virtual Add	dress		
Peripheral	Base	Offset Start		
System Bus <sup>(1)</sup>	0xBF8F0000	0x0000		
Prefetch		0x0000		
EBI		0x1000		
SQI1		0x2000		
USB	UXDF0EUUUU	0x3000		
Crypto		0x5000		
RNG		0x6000		
CAN1 and CAN2		0x0000		
Ethernet	0xBF880000	0x2000		
USBCR		0x4000		
PORTA-PORTK	0xBF860000	0x0000		
Timer1-Timer9		0x0000		
IC1-IC9		0x2000		
OC1-OC9	0xBF840000	0x4000		
ADC		0xB000		
Comparator 1, 2		0xC000		
I2C1-I2C5		0x0000		
SPI1-SPI6	0×PE920000	0x1000		
UART1-UART6	020000	0x2000		
PMP		0xE000		
Interrupt Controller	0×PE910000	0x0000		
DMA	02000000	0x1000		
Configuration		0x0000		
Flash Controller		0x0600		
Watchdog Timer		0x0800		
Deadman Timer		0x0A00		
RTCC		0x0C00		
CVREF		0x0E00		
Oscillator		0x1200		
PPS		0x1400		

Note 1: Refer to 4.2 "System Bus Arbitration" for important legal information.

# TABLE 4-19: SYSTEM BUS TARGET 11 REGISTER MAP

ess			Bits																
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A C 20		31:16	MULTI	—	-	—		CODE	<3:0>		_	_	—	—	-	—	—	—	0000
AC20	SBITTELOGI	15:0				INI	ΓID<7:0>		REGION<3:0>				_	С	MD<2:0>		0000		
1004		31:16		_	_	_	_	_	_	_	-	_	_	_	_	_	_	—	0000
AC24	SBITTELOG2	15:0				_	—		_		_		_	—	—	—	GROU	P<1:0>	0000
1000		31:16	_	—		—	—		—	ERRP	_		—	—	_	_	—	—	0000
AC20	SBITTECON	15:0	_	—		—	—		—		_		—	—	_	_	—	—	0000
AC 20		31:16	_	-		—	_		_		_		_	_	—	-	-	-	0000
AC30	SBITTECLKS	15:0	_	-		—	_		_		_		_	_	—	-	-	CLEAR	0000
AC38 SBT11E	SPT11ECI PM	31:16	_	—	-	—	—	-	—	-	_	_	—	—	—	_	—	—	0000
AC30	SBITTECERW	15:0	_	—	-	—	—	-	—	-	_	_	—	—	—	_	—	CLEAR	0000
AC 40	SBT11DEC0	31:16								BA	SE<21:6>								xxxx
AC40	SBITIKEGU	15:0			BA	ASE<5:0>			PRI	-			SIZE<4:0	>		_	—	—	xxxx
AC50	SBT11RD0	31:16	—	_	_	—	—	_	—	_	_	_	—	—	—	—	—		xxxx
AC30	SBITIKDO	15:0	—	_	_	—	—	_	—	_	_	_	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC58	SBT11W/P0	31:16	—	—	_	—	—	_	—	_	—	_	—	—	—	_	—	—	xxxx
7000	SBITIWIQ	15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC60	SBT11REG1	31:16	31:16 BASE<21:6>							-	xxxx								
7000	SETTICEOT	15:0		_	BA	ASE<5:0>	-		PRI	_			SIZE<4:0	>		—	—	—	xxxx
AC70	SBT11RD1	31:16	—	—	_	_	_	_	_	_	_	_	_	_		_	_	_	xxxx
7070	Connicon	15:0	—	—	—	—	—	—	—	_	—	—	—	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
AC78	SBT11W/P1	31:16	_	_	_	—	_	_	—	_	_	_	—	—	—	—	—	_	xxxx
AC78 SBT11WF	SBT11WR1 31	15:0	_	_	_	_	_	_	_	_	-	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y					
31.24	—	—	—	—		PLLODIV<2:0>							
22.16	U-0	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y	R/W-y					
23.10	—	PLLMULT<6:0>											
15.0	U-0	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y					
15.0	—						PLLIDIV<2:0>						
7.0	R/W-y	U-0	U-0	U-0	U-0	R/W-y	R/W-y	R/W-y					
7:0	PLLICLK				_	PLLRANGE<2:0>							

### REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

Legend:	y = Value set from Config	uration bits on POR				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-27 Unimplemented: Read as '0'

#### bit 26-24 PLLODIV<2:0>: System PLL Output Clock Divider bits

111 = Reserved 110 = Reserved 101 = PLL Divide by 32 100 = PLL Divide by 16 011 = PLL Divide by 8 010 = PLL Divide by 4 001 = PLL Divide by 2 000 = Reserved

The default setting is specified by the FPLLODIV<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

#### bit 23 Unimplemented: Read as '0'

#### bit 22-16 PLLMULT<6:0>: System PLL Multiplier bits

- 1111111 = Multiply by 128 1111110 = Multiply by 127 1111101 = Multiply by 126 1111100 = Multiply by 125
- •

## 0000000 = Multiply by 1

The default setting is specified by the FPLLMULT<6:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

#### bit 15-11 Unimplemented: Read as '0'

Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "*PIC32 Family Reference Manual*" for details.
 Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

NOTES:

# REGISTER 11-1: USBCSR0: USB CONTROL STATUS REGISTER 0 (CONTINUED)

- bit 10 **RESUME:** Resume from Suspend control bit
  - 1 = Generate Resume signaling when the device is in Suspend mode
  - 0 = Stop Resume signaling

In *Device mode*, the software should clear this bit after 10 ms (a maximum of 15 ms) to end Resume signaling. In *Host mode*, the software should clear this bit after 20 ms.

- bit 9 **SUSPMODE:** Suspend Mode status bit 1 = The USB module is in Suspend mode
  - 0 = The USB module is in Normal operations

This bit is read-only in Device mode. In Host mode, it can be set by software, and is cleared by hardware.

- bit 8 SUSPEN: Suspend Mode Enable bit
  - 1 = Suspend mode is enabled
  - 0 = Suspend mode is not enabled
- bit 7 Unimplemented: Read as '0'
- bit 6-0 **FUNC<6:0>:** Device Function Address bits

These bits are only available in *Device mode*. This field is written with the address received through a SET\_ADDRESS command, which will then be used for decoding the function address in subsequent token packets.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
24.24	U-0	U-0	U-0	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0						
31.24	—	—	—	RXFIFOAD<12:8>										
23.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
23.10	RXFIFOAD<7:0>													
15.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
15.0	—	—	—		Tک	(FIFOAD<12:	8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
		TXFIFOAD<7:0>												

## REGISTER 11-14: USBFIFOA: USB FIFO ADDRESS REGISTER

# Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-16 **RXFIFOAD<12:0>:** Receive Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

111111111111 = 0xFFF8

- •
- •

bit 15-13 Unimplemented: Read as '0'

## bit 12-0 TXFIFOAD<12:0>: Transmit Endpoint FIFO Address bits

Start address of the endpoint FIFO in units of 8 bytes as follows:

1111111111111 = 0xFFF8

•

•

•

# TABLE 12-21: PORTK REGISTER MAP FOR 144-PIN DEVICES ONLY

ess		0								Bits									
Virtual Addr (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0910	TRISK	31:16	—	_	—	_	_	_	—	_		—				—	—	—	0000
0010	index	15:0	—	-	—	—	—	—	_	-	TRISK7	TRISK6	TRISK5	TRISK4	TRISK3	TRISK2	TRISK1	TRISK0	OOFF
0920	PORTK	31:16	—	—	—	—	—	—	—	—		—	—	—	—	—	—	_	0000
0020		15:0	—	—	—	—	—	—	—	—	RK7	RK6	RK5	RK4	RK3	RK2	RK1	RK0	xxxx
0930	LATK	31:16	_		_	_	_	_	_		_		—	—		_			0000
		15:0	_	_	_	_	_	—	_	—	LATK7	LATK6	LATK5	LATK4	LATK3	LATK2	LATK1	LATK0	XXXX
0940	ODCK	31:16	_	_	_	_	_	_	_	_	-	—	—	—	_	-	—	_	0000
		15:0	_	_	_	_	_	_	_	_	ODCK7	ODCK6	ODCK5	ODCK4	ODCK3	ODCK2	ODCK1	ODCK0	0000
0950	CNPUK	31:16	_	_	_	_	_	_	_	_	-	—	—	—	—	—	—	—	0000
		15:0	_								CNPUK7	CNPUK6	CNPUK5	CNPUK4	CNPUK3	CNPUK2	CNPUK1	CNPUKO	0000
0960	CNPDK	31:16			_	_	_				-								0000
		15:0	_	_	_	_	_	_	_	_	CNPDK7	CNPDK6	CNPDK5	CNPDK4	CNPDK3	CNPDK2	CNPDK1	CNPDKU	0000
0070	CNCONK	31:16	_	_	_	_	-	_	_	_	-		_	_	_	_	_	_	0000
0970	CINCONK	15:0	ON	_	_	_	DETECT	_	_	_		—	_	_	—	—	—	—	0000
0080	CNENK	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	—	_	_	0000
0980	CINLINK	15:0	_	_	_	_	_	_	_	_	CNENK7	CNENK6	CNENK5	CNENK4	CNENK3	CNENK2	CNENK1	CNENK0	0000
		31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	—	_	_	0000
0990	CNSTATK	15:0	-	—	—	—	—	-	—	—	CN STATK7	CN STATK6	CN STATK5	CN STATK4	CN STATK3	CN STATK2	CN STATK1	CN STATK0	0000
00.00		31:16	_	_	_	_	_	—	_	-		—			_	_	_	_	0000
0940	CININER	15:0			_	_	_	_	_	_	CNNEK7	CNNEK6	CNNEK5	CNNEK4	CNNEK3	CNNEK2	CNNEK1	CNNEK0	0000
0080	CNEK	31:16	—	_	—	_	_	—	—	_	—	—	—	—	—	—	—	—	0000
0900	UNER	15:0			_	_	_		_		CNFK7	CNFK6	CNFK5	CNFK4	CNFK3	CNFK2	CNFK1	CNFK0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

# TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SSS			Bits																
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1400		31:16	—	_	_	-	_	_	_		_	_	-	—	-	—	—	—	0000
1400	UJKAK	15:0	—	—	—	—	—	—	—	—	—	—	—	—		U5RX	R<3:0>		0000
1.490	LIFCTOD	31:16	—	—	—	—	_	—	—	_	—	—	_	—	_	_	—	—	0000
1460	USCISK	15:0	—	—	—	—	—	—	—	—	—	—	—	—		U5CTS	R<3:0>		0000
1400		31:16	—	—	—	—	_	—	—	-	—	—	—	_	—	-	_	—	0000
1490	UOKAK	15:0	_	—	—	—	_	—	—	_	—	—	—	-		U6RX	R<3:0>		0000
4 4 9 4	LICOTOD	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	0000
1494	UCISK	15:0	—	—	—	—	—	—	—	—	—	—	—	—		U6CTS	R<3:0>		0000
4.400		31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—		—	0000
149C	SDI1R	15:0	—	—	—	—	—	—	—	—	—	—	—			SDI1F	R<3:0>		0000
		31:16	—	—	—	_	—	—	—	—	—	—	_	—	_	—	—	_	0000
14A0	SS1R	15:0	—	_	_	_	_	_	_	—	_	_	_	—		SS1R	<3:0>		0000
		31:16	—	_	_	_	_	_	_	_	_	_	_	_	_	—	—	_	0000
14A8	SDI2R	15:0	_	_	—	—	_	_	_	_	—	—	_	_		SDI2F	R<3:0>		0000
		31:16	—	_	_	_	_	_	_	—	_	_	_	—	_	—	—	_	0000
14AC	SS2R	15:0	—	_	_	_	_	_	_	—	_	_	_	—		SS2R	<3:0>		0000
		31:16	—	_	_	_	_	_	_	_	_	_	_	_	_	—	—	_	0000
14B4	SDI3R	15:0	_	_	—	—	_	_	_	_	—	—	_	_		SDI3F	R<3:0>		0000
		31:16	_	_	—	—	_	_	_	_	—	—	—	_	—	_		_	0000
14B8	SS3R	15:0	_	_	—	—	_	_	_	_	—	—	—	_		SS3R	<3:0>		0000
		31:16	_	_	—	—	_	_	_	_	—	—	—	_	—	_		_	0000
14C0	SDI4R	15:0	_	_	—	—	_	_	_	_	—	—	—	_		SDI4F	R<3:0>		0000
		31:16	_	_	_	_	_	—	_	_	—	_	_	_	—			_	0000
14C4	SS4R	15:0	_	_	_	_	_	—	_	_	—	_	_	_		SS4R	<3:0>		0000
	(4)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14CC	SDI5R <sup>(1)</sup>	15:0	_	_	_	_	_	_	_	_	_	_	_			SDI5F	R<3:0>		0000
	(4)	31:16	_	_	_	_	_	_	_	_	_	_	_		_				0000
14D0	SS5R <sup>(1)</sup>	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SS5R	<3:0>		0000
	(4)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	_	0000
14D8	SDI6R <sup>(1)</sup>	15:0	_	_	_	_	_	_	_	_	_	_	_	_		SDI6F	R<3:0>		0000
		1													1				

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register is not available on 64-pin devices.

2: This register is not available on devices without a CAN module.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	U-0	U-0	U-0	U-0 U-0		U-0	U-0	U-0			
31:24	—	—	—	—	—	—	—	—			
23.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23:16	—	—	—	—	—	—	—	—			
45.0	U-0	U-0	U-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0			
15:8	—	—	—		TΣ	(CMDTHR<4:	0>				
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0				RXCMDTHR<4:0> <sup>(1)</sup>							

### REGISTER 20-6: SQI1CMDTHR: SQI COMMAND THRESHOLD REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-13 Unimplemented: Read as '0'

bit 12-8 TXCMDTHR<4:0>: Transmit Command Threshold bits

In transmit initiation mode, the SQI module performs a transmit operation when transmit command threshold bytes are present in the TX FIFO. These bits should usually be set to '1' for normal Flash commands, and set to a higher value for page programming. For 16-bit mode, the value should be a multiple of 2.

bit 7-5 Unimplemented: Read as '0'

#### bit 4-0 **RXCMDTHR<4:0>:** Receive Command Threshold bits<sup>(1)</sup>

In receive initiation mode, the SQI module attempts to perform receive operations to fetch the receive command threshold number of bytes in the receive buffer. If space for these bytes is not present in the FIFO, the SQI will not initiate a transfer. For 16-bit mode, the value should be a multiple of 2.

If software performs any reads, thereby reducing the FIFO count, hardware would initiate a receive transfer to make the FIFO count equal to the value in these bits. If software would not like any more words latched into the FIFO, command initiation mode needs to be changed to Idle before any FIFO reads by software.

In the case of Boot/XIP mode, the SQI module will use the System Bus burst size, instead of the receive command threshold value.

Note 1: These bits should only be programmed when a receive is not active (i.e., during Idle mode or a transmit).

# 26.2 Crypto Engine Buffer Descriptors

Host software creates a linked list of buffer descriptors and the hardware updates them. Table 26-3 provides a list of the Crypto Engine buffer descriptors, followed by format descriptions of each buffer descriptor (see Figure 26-2 through Figure 26-9).

Name (see No	ote 1)	Bit 31/2315/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
BD_CTRL	31:24	DESC_EN	—	(	CRY_MODE<2:0	>	—	—	—					
	23:16	_	SA_FETCH_EN	—	—	LAST_BD	LIFM	PKT_INT_EN	CBD_INT_EN					
	15:8				BD_BUFLEN	l<15:8>								
	7:0				BD_BUFLEN	N<7:0>								
BD_SA_ADDR	31:24				BD_SAADDR	<31:24>								
	23:16				BD_SAADDR	<23:16>								
	15:8				BD_SAADDF	R<15:8>								
	7:0		BD_SAADR<7:0>											
BD_SCRADDR	31:24				BD_SRCADDF	R<31:24>								
	23:16				BD_SRCADDF	R<23:16>								
	15:8				BD_SRCADD	R<15:8>								
	7:0				BD_SRCADD	)R<7:0>								
BD_DSTADDR	31:24				BD_DSTADDF	R<31:24>								
	23:16		BD_DSTADDR<23:16>											
	15:8		BD_DSTADDR<15:8>											
	7:0				BD_DSTADD	0R<7:0>								
BD_NXTPTR	31:24				BD_NXTADDF	R<31:24>								
	23:16				BD_NXTADDF	R<23:16>								
	15:8		BD_NXTADDR<15:8>											
	7:0	BD_NXTADDR<7:0>												
BD_UPDPTR	31:24				BD_UPDADDF	₹<31:24>								
	23:16				BD_UPDADDF	R<23:16>								
	15:8				BD_UPDADD	R<15:8>								
	7:0				BD_UPDADD	)R<7:0>								
BD_MSG_LEN	31:24				MSG_LENGTH	1<31:24>								
	23:16				MSG_LENGTH	1<23:16>								
15:8 MSG_LENGTH<15:8>														
	7:0				MSG_LENGT	[H<7:0>								
BD_ENC_OFF	31:24				ENCR_OFFSE	T<31:24>								
	23:16				ENCR_OFFSE	T<23:16>								
	15:8	ENCR_OFFSET<15:8>												
	7:0				ENCR_OFFS	ET<7:0>								

# TABLE 26-3: CRYPTO ENGINE BUFFER DESCRIPTORS

**Note** 1: The buffer descriptor must be allocated in memory on a 64-bit boundary.

# TABLE 28-1: ADC REGISTER MAP (CONTINUED)

No.       No.       Solid       Zavi        Zavi <thzavi< th="">       Zavi       Zavi       &lt;</thzavi<>	ess		0		Bits															
9188       ADC/CPG/91       9116       JEE       JEE       ADC/CPG/91       9116       JEE	Virtual Addr (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
<form>Image: A contract of the origonal origona</form>	B188	ADC2CFG <sup>(3)</sup>	31:16								ADCCFG	<31:16>							<u> </u>	0000
<form>ADC Greating-9009180ADC Greating-9109190ADC Greating-9109100910</form>			15:0								ADCCFG	i<15:0>								0000
<form>Accorde<t< td=""><td>B18C</td><td>ADC3CFG<sup>(3)</sup></td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ADCCFG</td><td>&lt;31:16&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<></form>	B18C	ADC3CFG <sup>(3)</sup>	31:16								ADCCFG	<31:16>								0000
<form>ABCORFORMABCORFO</form>			15:0								ADCCFG	i<15:0>								0000
Image: Not on the state of t	B190	ADC4CFG <sup>(3)</sup>	31:16								ADCCFG	<31:16>								0000
<form>Inf a sold sold sold sold sold sold sold sold</form>		(2)	15:0								ADCCFG	i<15:0>								0000
<form>Image: Not of the image: Not of</form>	B19C	ADC7CFG <sup>(3)</sup>	31:16								ADCCFG	<31:16>								0000
Interior de la colspan="2">Interior de la colspan="2"AlveraiseAlveraiseInterior de la colspan="2"Interior de la colspan="2" <t< td=""><td></td><td></td><td>15:0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>ADCCFG</td><td>i&lt;15:0&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>			15:0								ADCCFG	i<15:0>								0000
	B1C0	ADCSYSCFG1	31:16								AN<3′	:16>								XXXF
BIC4     ACCYOR 0     Ific     Image			15:0		-						AN<1	5:0>		-	-	-	-			FFFF
Alocation         Alocation <t< td=""><td>B1C4</td><td>ADCSYSCFG2</td><td>31:16</td><td>_</td><td></td><td></td><td>-</td><td>—</td><td>—</td><td>_</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>—</td><td>-</td><td></td><td>0000</td></t<>	B1C4	ADCSYSCFG2	31:16	_			-	—	—	_	—	—	—	—	—	—	—	-		0000
B200         AUCUAIA         318         Chain-3116-         CO00           150         CODATA-150-         CO00			15:0		—	_							AN<44:32>							1xxx
$ \begin{array}{ c c c c } \hline  c c c c c c c c c c c c c c c c c c $	B200	ADCDATA0	31:16								DATA<	31:16>								0000
BC04 ACCMAR         31.16         DATA<51.16-         0000           15.0         DATA<51.50-	Doo (		15:0								DATA<	15:0>								0000
130         131 <td>B204</td> <td>ADCDATA1</td> <td>31:16</td> <td></td> <td colspan="8">DATA&lt;31:16&gt; 0000</td>	B204	ADCDATA1	31:16		DATA<31:16> 0000															
Back Book Lobana         Bit Id         Data Asi 105         0000           Back Book Lobana         Bit Id         Back Book Lobana         Bit Id         0000	<b>P</b> 209		15:0		DAIA<15:0> 0000															
bit         bit <td>D200</td> <td>ADCDATAZ</td> <td>15:0</td> <td></td> <td colspan="8">DATA 450</td>	D200	ADCDATAZ	15:0		DATA 450															
Normal         Normal<	B20C		31.16									11.0>								0000
ACCOUNTAGE         ACCOUNT	D200	ADODATAS	15.0									15:0>								0000
ADD DATA         ADD DATA         DATA         DATA         DATA           B214         ADCDATA5         31:16         DATA	B210		31.16									10.02								0000
ADCDATAS         ATIG         DATA-STITGS         ODD           B218         ADCDATAS         31:16         DATA-STITGS         0000           B216         ADCDATAS         31:16         DATA-STITGS         0000           B216         ADCDATAS         31:16         DATA-STITGS         0000           B220         ADCDATAS         31:16         DATA-STITGS         0000           B221         ADCDATAS         31:16         DATA-STITGS         0000           B222         ADCDATAS         31:16         DATA-STITGS         0000           B224         ADCDATAS         31:16         DA	0210	/ DOD/ II/ I	15:0								DATA<	15:0>								0000
ACCATAG         150         DATA<15.0>         0000           B218         ADCDATAG         31:16         DATA<15:0>         0000           B210         ADCDATAG         31:16         DATA<15:0>         0000           B220         ADCDATAG         31:16         DATA<15:0>         0000           B220         ADCDATAG         31:16         DATA<15:0>         0000           B224         ADCDATAG         31:16         DATA<15:0>	B214	ADCDATA5	31:16								DATA<	31:16>							-	0000
B218         ADCDATA6         116         DATA<31:16>         0000           B210         ADCDATA7         116         DATA<41:16>         0000           B210         ADCDATA7         116         DATA<41:16>         0000           B200         ADCDATA8         116         DATA<41:16>         0000           B200         ADCDATA8         116         DATA<41:16>         0000           B200         ADCDATA8         116         DATA<45:0>         0000           B201         ADCDATA8         116         DATA<45:0>         0000           B202         ADCDATA9         116         DATA<45:0>         0000           B203         ADCDATA9         116         DATA<45:0>         0000           B204         ADCDATA9         116         DATA<45:0>         0000           B205         ADCDATA10         116         DATA<45:0>         0000           B204         ADCDATA11         116         DATA<45:0>         0000           B205         ADCDATA11         116         DATA<45:0>         0000           B204         ADCDATA12         116         DATA<45:0>         0000           B205         ADCDATA12         116         DATA<45:0> </td <td></td> <td></td> <td>15:0</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>DATA&lt;</td> <td>15:0&gt;</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>			15:0								DATA<	15:0>								0000
Initial         Initial <t< td=""><td>B218</td><td>ADCDATA6</td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>DATA&lt;</td><td>31:16&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	B218	ADCDATA6	31:16								DATA<	31:16>								0000
B21C         ADCDATA7         31:16         DDTA<31:16>         0000           B220         ADCDATA8         31:16         DATA<15:0>         0000           B220         ADCDATA8         31:16         DATA<15:0>         0000           B224         ADCDATA9         31:16         DATA<15:0>         0000           B224         ADCDATA10         31:16         DATA<15:0>         0000           B224         ADCDATA10         31:16         DATA<15:0>         0000           B224         ADCDATA11         31:16         DATA<15:0>         0000           B224         ADCDATA11         31:16         DATA<15:0>         0000           B224         ADCDATA11         31:16         DATA<15:0>         0000           B234         ADCDATA12         31:16         DATA<15:0>         0000           B234         ADCDATA12         31:16         DATA<15:0>         0000			15:0								DATA<	15:0>								0000
Initial         Initial <t< td=""><td>B21C</td><td>ADCDATA7</td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>DATA&lt;</td><td>31:16&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	B21C	ADCDATA7	31:16								DATA<	31:16>								0000
B220         ADCDATA8         31:16         DATA<31:16>         0000           15:0         DATA<15:0>         0000           B224         ADCDATA9         31:16         0000           15:0         DATA<31:16>         0000           B224         ADCDATA9         31:16         0000           15:0         DATA<31:16>         0000           B228         ADCDATA10         31:16         0000           B229         ADCDATA10         31:16         0000           B220         ADCDATA11         31:16         0000           B230         ADCDATA12         31:16         0000           B230         ADCDATA12         31:16         0000           B230         ADCDATA12         31:16         0000           B230         ADCDATA12         31:16         0000           B230         ADCDA			15:0								DATA<	15:0>								0000
Initial         Initial <t< td=""><td>B220</td><td>ADCDATA8</td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>DATA&lt;</td><td>81:16&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	B220	ADCDATA8	31:16								DATA<	81:16>								0000
B224         ADCDATA9         31:16         DATA<31:16>         0000           15:0         DATA<15:0>         0000           B228         ADCDATA10         31:16         0000           15:0         DATA<31:16>         0000           B228         ADCDATA10         15:0         0000           B220         ADCDATA11         31:16         0000           B220         ADCDATA11         31:16         0000           B220         ADCDATA11         31:16         0000           B230         ADCDATA12         31:16         0000           DATA<15:0>         0000         0ATA<15:0>         0000			15:0								DATA<	15:0>								0000
Initial         Initial <t< td=""><td>B224</td><td>ADCDATA9</td><td>31:16</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>DATA&lt;</td><td>31:16&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0000</td></t<>	B224	ADCDATA9	31:16								DATA<	31:16>								0000
B228         ADCDATA10         31:16         DATA<31:16>         0000           15:0         DATA<15:0>         0000           B22C         ADCDATA11         31:16         0000           15:0         DATA<31:16>         0000           15:0         DATA<31:16>         0000           B230         ADCDATA12         31:16         0000           15:0         DATA<31:16>         0000           B230         ADCDATA12         31:16         0000           15:0         DATA<31:16>         0000           0000         DATA<31:16>         0000			15:0								DATA<	15:0>								0000
150         DATA<15:0>         0000           B22C         ADCDATA11         31:0         DATA<31:16>         0000           15:0         DATA<15:0>         0000         0000           B230         ADCDATA12         31:0         DATA<31:16>         0000           B230         ADCDATA12         31:10         DATA<31:16>         0000           B230         ADCDATA12         31:0         DATA<31:16>         0000	B228	ADCDATA10	31:16								DATA<	81:16>								0000
B22C ADCDATA11         31:16         DATA-31:16>         0000           15:0         DATA-45:0>         0000           B230 ADCDATA12         31:16         DATA-45:0>         0000           15:0         DATA-31:16>         0000         0000           15:0         DATA-31:16>         0000         0000           15:0         DATA-31:16>         0000         0000			15:0								DATA<	15:0>								0000
15:0         DATA<15:0>         0000           B230         ADCDATA12         31:16         0000           15:0         DATA<31:16>         0000           0000         DATA<31:16>         0000           15:0         DATA<15:0>         0000	B22C	ADCDATA11	31:16								DATA<	31:16>								0000
B230         ADCDATA12         31:16         D000           15:0         DATA<15:0>         0000			15:0								DATA<	15:0>								0000
15:0 DATA<15:0> 0000	B230	ADCDATA12	31:16								DATA<	31:16>								0000
			15:0								DATA<	15:0>								0000

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC							
31.24	CVDDATA<15:8>									
22.16	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC							
23:16	CVDDATA<7:0>									
15.0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC		
15.6	— — AINID<5:0>									
7.0	R/W-0	R/W-0	R-0, HS, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO		

# REGISTER 28-20: ADCCMPCON1: ADC DIGITAL COMPARATOR 1 CONTROL REGISTER

Legend:	HS = Hardware Set	HC = Hardware Cleared	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 CVDDATA<15:0>: CVD Data Status bits

In CVD mode, these bits obtain the CVD differential output data (subtraction of CVD positive and negative measurement), whenever a Digital Comparator interrupt is generated. The value in these bits is compliant with the FRACT bit (ADCCON1<23>) and is always signed.

#### bit 15-14 Unimplemented: Read as '0'

# bit 13-8 AINID<5:0>: Digital Comparator 0 Analog Input Identification (ID) bits

When a digital comparator event occurs (DCMPED = 1), these bits identify the analog input being monitored by Digital Comparator 0.

**Note:** In normal ADC mode, only analog inputs <31:0> can be processed by the Digital Comparator 0. The Digital Comparator 0 also supports the CVD mode, in which all Class 2 and Class 3 analog inputs may be stored in the AINID<5:0> bits.

111111 = Reserved							
•							
- 101101 - Reserved							
101100 - ANAI is being monitored							
101100 - AN43 is being monitored							
•							
000001 = AN1 is being monitored							
000000 = ANO is being monitored							
ENDCMP: Digital Comparator 0 Enable bit							
1 = Digital Comparator 0 is enabled							
0 = Digital Comparator 0 is not enabled, and the DCMPED status bit (ADCCMP0CON<5>) is cleared							
DCMPGIEN: Digital Comparator 0 Global Interrupt Enable bit							
1 = A Digital Comparator 0 interrupt is generated when the DCMPED status bit (ADCCMP0CON<5>) is set $0 = A$ Digital Comparator 0 interrupt is disabled							
DCMPED: Digital Comparator 0 "Output True" Event Status bit							
The logical conditions under which the digital comparator gets "True" are defined by the IEBTWN IEHIHI							
IEHILO, IELOHI, and IELOLO bits.							
<b>Note:</b> This bit is cleared by reading the AINID<5:0> bits or by disabling the Digital Comparator module (by setting ENDCMP to '0').							
1 = Digital Comparator 0 output true event has occurred (output of Comparator is '1')							
0 = Digital Comparator 0 output is false (output of comparator is '0')							
IEBTWN: Between Low/High Digital Comparator 0 Event bit							
1 – Generate a digital comparator event when DCMPI $O_215:0_2 < DATA_31:0_2 < DCMPHI_215:0_2$							
1 = Generate a digital comparator event when DCMPLO<15:0> $\leq$ DATA<31:0> $\leq$ DCMPHI<15:0>							

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
31:24		DATA<31:24>									
22:40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
23:16	DATA<23:16>										
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
10.0				DATA<	<15:8>						
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0	DATA<7:0>										

# **REGISTER 28-25:** ADCDATAX: ADC OUTPUT DATA REGISTER ('x' = 0 THROUGH 44)

# Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 DATA<31:0>: ADC Converted Data Output bits.

- **Note 1:** The registers, ADCDATA19 through ADCDATA34, are not available on 64-pin devices.
  - 2: The registers, ADCDATA35 through ADCDATA42, are not available on 64-pin and 100-pin devices.
  - **3:** When an alternate input is used as the input source for a dedicated ADC module, the data output is still read from the Primary input Data Output Register.
  - 4: Reading the ADCDATAx register value after changing the FRACT bit converts the data into the format specified by FRACT bit.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31.24	RXOVF31	RXOVF30	RXOVF29	RXOVF28	RXOVF27	RXOVF26	RXOVF25	RXOVF24
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23.10	RXOVF23	RXOVF22	RXOVF21	RXOVF20	RXOVF19	RXOVF18	RXOVF17	RXOVF16
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
10.0	RXOVF15	RXOVF14	RXOVF13	RXOVF12	RXOVF11	RXOVF10	RXOVF9	RXOVF8
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0	RXOVF7	RXOVF6	RXOVF5	RXOVF4	RXOVF3	RXOVF2	RXOVF1	RXOVF0

## REGISTER 29-7: CIRXOVF: CAN RECEIVE FIFO OVERFLOW STATUS REGISTER

# Legend:

J			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 RXOVF<31:0>: FIFOx Receive Overflow Interrupt Pending bit

1 = FIFO has overflowed

0 = FIFO has not overflowed

# REGISTER 29-8: CITMR: CAN TIMER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	CANTS<15:8>									
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	CANTS<7:0>									
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0	CANTSPRE<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				CANTSPF	RE<7:0>					

Legend:								
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'					
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 31-0 CANTS<15:0>: CAN Time Stamp Timer bits

This is a free-running timer that increments every CANTSPRE system clocks when the CANCAP bit (CiCON<20>) is set.

# bit 15-0 **CANTSPRE<15:0>:** CAN Time Stamp Timer Prescaler bits

1111 1111 1111 = CAN time stamp timer (CANTS) increments every 65,535 system clocks

٠

0000 0000 0000 = CAN time stamp timer (CANTS) increments every system clock

**Note 1:** CiTMR will be frozen when CANCAP = 0.

2: The CiTMR prescaler count will be reset on any write to CiTMR (CANTSPRE will be unaffected).

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 29-11: CIFLTCON1: CAN FILTER CONTROL REGISTER 1 (CONTINUED) bit 15 FLTEN5: Filter 17 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 14-13 MSEL5<1:0>: Filter 5 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 12-8 FSEL5<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0 bit 7 FLTEN4: Filter 4 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 6-5 MSEL4<1:0>: Filter 4 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 4-0 FSEL4<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0 The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'. Note:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	HT<31:24>									
22.16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	HT<23:16>									
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	HT<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
				HT<	7:0>					

# REGISTER 30-5: ETHHT0: ETHERNET CONTROLLER HASH TABLE 0 REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

# REGISTER 30-6: ETHHT1: ETHERNET CONTROLLER HASH TABLE 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<63:56>							
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<55:48>							
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<47:40>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	HT<39:32>							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## bit 31-0 HT<63:32>: Hash Table Bytes 4-7 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the HTEN bit (ETHRXFC<15>) = 0.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
51.24	PMM<31:24>								
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	PMM<23:16>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PMM<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PMM<7:0>								

#### REGISTER 30-7: ETHPMM0: ETHERNET CONTROLLER PATTERN MATCH MASK 0 REGISTER

# Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24	PMM<31:24>: Pattern Match Mask 3 bits
hit 22 16	DMM -22:16 - Dattorn Match Mack 2 hits

- bit 23-16 PMM<23:16>: Pattern Match Mask 2 bits
- bit 15-8 **PMM<15:8>:** Pattern Match Mask 1 bits
- bit 7-0 PMM<7:0>: Pattern Match Mask 0 bits
- Note 1: This register is only used for RX operations.
  2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

## REGISTER 30-8: ETHPMM1: ETHERNET CONTROLLER PATTERN MATCH MASK 1 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	PMM<63:56>								
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PMM<55:48>								
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	PMM<47:40>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				PMM<	39:32>				

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

PMM<63:56>: Pattern Match Mask 7 bits
PMM<55:48>: Pattern Match Mask 6 bits
PMM<47:40>: Pattern Match Mask 5 bits
PMM<39:32>: Pattern Match Mask 4 bits

# Note 1: This register is only used for RX operations. 2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

# 36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 36.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>