




Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | MIPS32® M-Class                                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 180MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG                                                                                                 |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT                                                                                                                    |
| Number of I/O              | 78                                                                                                                                                                              |
| Program Memory Size        | 1MB (1M x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                                               |
| RAM Size                   | 512K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 40x12b                                                                                                                                                                      |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 125°C                                                                                                                                                                   |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-TQFP                                                                                                                                                                        |
| Supplier Device Package    | 100-TQFP (12x12)                                                                                                                                                                |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efm100-e-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efm100-e-pt</a> |

**TABLE 4-7: SYSTEM BUS REGISTER MAP**

| Virtual Address<br>(BF8E_#) | Register<br>Name | Bit Range | Bits  |       |        |        |        |        |       |       |       |       |       |       |       |       |       |       | All<br>Resets |
|-----------------------------|------------------|-----------|-------|-------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|---------------|
|                             |                  |           | 31/15 | 30/14 | 29/13  | 28/12  | 27/11  | 26/10  | 25/9  | 24/8  | 23/7  | 22/6  | 21/5  | 20/4  | 19/3  | 18/2  | 17/1  | 16/0  |               |
| 0510                        | SBFLAG           | 31:16     | —     | —     | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | —     | —     | 0000  |               |
|                             |                  | 15:0      | —     | —     | T13PGV | T12PGV | T11PGV | T10PGV | T9PGV | T8PGV | T7PGV | T6PGV | T5PGV | T4PGV | T3PGV | T2PGV | T1PGV | T0PGV | 0000          |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP**

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |           |       |       |      |             |           |      |      |      |        |            |        | All<br>Resets |
|-----------------------------|------------------|-----------|-------------|-------|-------|-----------|-------|-------|------|-------------|-----------|------|------|------|--------|------------|--------|---------------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12     | 27/11 | 26/10 | 25/9 | 24/8        | 23/7      | 22/6 | 21/5 | 20/4 | 19/3   | 18/2       | 17/1   |               |
| 8020                        | SBT0ELOG1        | 31:16     | MULTI       | —     | —     | CODE<3:0> |       |       |      | —           | —         | —    | —    | —    | —      | —          | —      | 0000          |
|                             |                  | 15:0      | INITID<7:0> |       |       |           |       |       |      | REGION<3:0> |           |      |      |      | —      | CMD<2:0>   |        |               |
| 8024                        | SBT0ELOG2        | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | GROUP<1:0> |        | 0000          |
| 8028                        | SBT0ECON         | 31:16     | —           | —     | —     | —         | —     | —     | —    | ERRP        | —         | —    | —    | —    | —      | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | 0000          |
| 8030                        | SBT0ECLRS        | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | CLEAR  | 0000          |
| 8038                        | SBT0ECLRM        | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | CLEAR  | 0000          |
| 8040                        | SBT0REG0         | 31:16     | BASE<21:6>  |       |       |           |       |       |      |             |           |      |      |      |        |            |        | xxxx          |
|                             |                  | 15:0      | BASE<5:0>   |       |       |           |       |       | PRI  | —           | SIZE<4:0> |      |      |      |        | —          | —      | —             |
| 8050                        | SBT0RD0          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | GROUP3 | GROUP2     | GROUP1 | GROUP0        |
| 8058                        | SBT0WR0          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | GROUP3 | GROUP2     | GROUP1 | GROUP0        |
| 8060                        | SBT0REG1         | 31:16     | BASE<21:6>  |       |       |           |       |       |      |             |           |      |      |      |        |            |        | xxxx          |
|                             |                  | 15:0      | BASE<5:0>   |       |       |           |       |       | PRI  | —           | SIZE<4:0> |      |      |      |        | —          | —      | —             |
| 8070                        | SBT0RD1          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | GROUP3 | GROUP2     | GROUP1 | GROUP0        |
| 8078                        | SBT0WR1          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | —      | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —         | —    | —    | —    | GROUP3 | GROUP2     | GROUP1 | GROUP0        |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

**TABLE 4-9: SYSTEM BUS TARGET 1 REGISTER MAP**

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |           |       |       |      |             |      |      |      |      |          |            |        |        | All<br>Resets |
|-----------------------------|------------------|-----------|-------------|-------|-------|-----------|-------|-------|------|-------------|------|------|------|------|----------|------------|--------|--------|---------------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12     | 27/11 | 26/10 | 25/9 | 24/8        | 23/7 | 22/6 | 21/5 | 20/4 | 19/3     | 18/2       | 17/1   | 16/0   |               |
| 8420                        | SBT1ELOG1        | 31:16     | MULTI       | —     | —     | CODE<3:0> |       |       |      |             | —    | —    | —    | —    | —        | —          | —      | 0000   |               |
|                             |                  | 15:0      | INITID<7:0> |       |       |           |       |       |      | REGION<3:0> |      |      |      | —    | CMD<2:0> |            |        | 0000   |               |
| 8424                        | SBT1ELOG2        | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | 0000   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | GROUP<1:0> |        | 0000   |               |
| 8428                        | SBT1ECON         | 31:16     | —           | —     | —     | —         | —     | —     | ERRP | —           | —    | —    | —    | —    | —        | —          | —      | 0000   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | 0000   |               |
| 8430                        | SBT1ECLRS        | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | 0000   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | CLEAR  | 0000   |               |
| 8438                        | SBT1ECLRM        | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | 0000   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | CLEAR  | 0000   |               |
| 8440                        | SBT1REG0         | 31:16     | BASE<21:6>  |       |       |           |       |       |      |             |      |      |      |      |          |            |        | xxxx   |               |
|                             |                  | 15:0      | BASE<5:0>   |       |       |           |       | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx   |               |
| 8450                        | SBT1RD0          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 8458                        | SBT1WR0          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 8480                        | SBT1REG2         | 31:16     | BASE<21:6>  |       |       |           |       |       |      |             |      |      |      |      |          |            |        | xxxx   |               |
|                             |                  | 15:0      | BASE<5:0>   |       |       |           |       | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx   |               |
| 8490                        | SBT1RD2          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 8498                        | SBT1WR2          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 84A0                        | SBT1REG3         | 31:16     | BASE<21:6>  |       |       |           |       |       |      |             |      |      |      |      |          |            |        | xxxx   |               |
|                             |                  | 15:0      | BASE<5:0>   |       |       |           |       | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx   |               |
| 84B0                        | SBT1RD3          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 84B8                        | SBT1WR3          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 84C0                        | SBT1REG4         | 31:16     | BASE<21:6>  |       |       |           |       |       |      |             |      |      |      |      |          |            |        | xxxx   |               |
|                             |                  | 15:0      | BASE<5:0>   |       |       |           |       | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx   |               |
| 84D0                        | SBT1RD4          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |
| 84D8                        | SBT1WR4          | 31:16     | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | xxxx   |               |
|                             |                  | 15:0      | —           | —     | —     | —         | —     | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0 | xxxx          |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

**TABLE 4-11: SYSTEM BUS TARGET 3 REGISTER MAP**

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |           |       |      |             |      |      |      |      |          |            |        | All<br>Resets |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-----------|-------|------|-------------|------|------|------|------|----------|------------|--------|---------------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11     | 26/10 | 25/9 | 24/8        | 23/7 | 22/6 | 21/5 | 20/4 | 19/3     | 18/2       | 17/1   |               | 16/0 |
| 8C20                        | SBT3ELOG1        | 31:16     | MULTI       | —     | —     | —     | CODE<3:0> |       |      |             | —    | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       |           |       |      | REGION<3:0> |      |      |      | —    | CMD<2:0> |            |        | 0000          |      |
| 8C24                        | SBT3ELOG2        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | GROUP<1:0> |        | 0000          |      |
| 8C28                        | SBT3ECON         | 31:16     | —           | —     | —     | —     | —         | —     | —    | ERRP        | —    | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | 0000 |
| 8C30                        | SBT3ECLRS        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | CLEAR  | 0000          |      |
| 8C38                        | SBT3ECLRM        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | CLEAR  | 0000          |      |
| 8C40                        | SBT3REG0         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |      |      |      |      |          |            |        | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx          |      |
| 8C50                        | SBT3RD0          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| 8C58                        | SBT3WR0          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| 8C60                        | SBT3REG1         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |      |      |      |      |          |            |        | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx          |      |
| 8C70                        | SBT3RD1          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| 8C78                        | SBT3WR1          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| 8C80                        | SBT3REG2         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |      |      |      |      |          |            |        | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           | PRI   | —    | SIZE<4:0>   |      |      |      |      | —        | —          | —      | xxxx          |      |
| 8C90                        | SBT3RD2          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| 8C98                        | SBT3WR2          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —    | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

**TABLE 4-12: SYSTEM BUS TARGET 4 REGISTER MAP**

| Virtual Address<br>(BF8E_#) | Register<br>Name | Bit Range | Bits        |       |       |       |           |       |      |             |           |      |      |      |          |            |        | All<br>Resets |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-----------|-------|------|-------------|-----------|------|------|------|----------|------------|--------|---------------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11     | 26/10 | 25/9 | 24/8        | 23/7      | 22/6 | 21/5 | 20/4 | 19/3     | 18/2       | 17/1   |               |
| 9020                        | SBT4ELOG1        | 31:16     | MULTI       | —     | —     | —     | CODE<3:0> |       |      | —           | —         | —    | —    | —    | —        | —          | —      | 0000          |
|                             |                  | 15:0      | INITID<7:0> |       |       |       |           |       |      | REGION<3:0> |           |      |      | —    | CMD<2:0> |            |        | 0000          |
| 9024                        | SBT4ELOG2        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | GROUP<1:0> |        | 0000          |
| 9028                        | SBT4ECON         | 31:16     | —           | —     | —     | —     | —         | —     | —    | ERRP        | —         | —    | —    | —    | —        | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | 0000          |
| 9030                        | SBT4ECLRS        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | CLEAR  | 0000          |
| 9038                        | SBT4ECLRM        | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | 0000          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | CLEAR  | 0000          |
| 9040                        | SBT4REG0         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |            |        | xxxx          |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      |          | —          | —      | —             |
| 9050                        | SBT4RD0          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        |
| 9058                        | SBT4WR0          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        |
| 9080                        | SBT4REG2         | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |            |        | xxxx          |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      |          | —          | —      | —             |
| 9090                        | SBT4RD2          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        |
| 9098                        | SBT4WR2          | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | xxxx          |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

**TABLE 4-18: SYSTEM BUS TARGET 10 REGISTER MAP**

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |           |       |      |             |           |      |      |      |          |            |        | All<br>Resets |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-----------|-------|------|-------------|-----------|------|------|------|----------|------------|--------|---------------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11     | 26/10 | 25/9 | 24/8        | 23/7      | 22/6 | 21/5 | 20/4 | 19/3     | 18/2       | 17/1   |               | 16/0 |
| A820                        | SBT10ELOG1       | 31:16     | MULTI       | —     | —     | —     | CODE<3:0> |       |      |             | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       |           |       |      | REGION<3:0> |           |      |      | —    | CMD<2:0> |            |        | 0000          |      |
| A824                        | SBT10ELOG2       | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | GROUP<1:0> |        | 0000          |      |
| A828                        | SBT10ECON        | 31:16     | —           | —     | —     | —     | —         | —     | —    | ERRP        | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
| A830                        | SBT10ECLRS       | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | CLEAR         | 0000 |
| A838                        | SBT10ECLRM       | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | CLEAR         | 0000 |
| A840                        | SBT10REG0        | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |            |        | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      |          | —          | —      | —             | xxxx |
| A850                        | SBT10RD0         | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| A858                        | SBT10WR0         | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

## 5.1 Flash Control Registers

**TABLE 5-1: FLASH CONTROLLER REGISTER MAP**

| Virtual Address<br>(BF80_#) | Register<br>Name       | Bit Range | Bits             |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | All Resets |      |
|-----------------------------|------------------------|-----------|------------------|-------|-------|--------|-------|-------|-------|-------|---------------|--------|------|-------|------------|-------|-------|-------|------------|------|
|                             |                        |           | 31/15            | 30/14 | 29/13 | 28/12  | 27/11 | 26/10 | 25/9  | 24/8  | 23/7          | 22/6   | 21/5 | 20/4  | 19/3       | 18/2  | 17/1  | 16/0  |            |      |
| 0600                        | NVMCON <sup>(1)</sup>  | 31:16     | —                | —     | —     | —      | —     | —     | —     | —     | —             | —      | —    | —     | —          | —     | —     | —     | 0000       |      |
|                             |                        | 15:0      | WR               | WREN  | WRERR | LVDERR | —     | —     | —     | —     | PFSWAP        | BFSWAP | —    | —     | NVMOP<3:0> |       |       |       | 00x0       |      |
| 0610                        | NVMKEY                 | 31:16     | NVMKEY<31:0>     |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0620                        | NVMADDR <sup>(1)</sup> | 31:16     | NVMADDR<31:0>    |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0630                        | NVMDATA0               | 31:16     | NVMDATA0<31:0>   |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0640                        | NVMDATA1               | 31:16     | NVMDATA1<31:0>   |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0650                        | NVMDATA2               | 31:16     | NVMDATA2<31:0>   |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0660                        | NVMDATA3               | 31:16     | NVMDATA3<31:0>   |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0670                        | NVMSRC<br>ADDR         | 31:16     | NVMSRCADDR<31:0> |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
|                             |                        | 15:0      |                  |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0680                        | NVMPWP <sup>(1)</sup>  | 31:16     | PWPLOCK          | —     | —     | —      | —     | —     | —     | —     | PWP<23:16>    |        |      |       |            |       |       |       |            | 8000 |
|                             |                        | 15:0      | PWP<15:0>        |       |       |        |       |       |       |       |               |        |      |       |            |       |       |       | 0000       |      |
| 0690                        | NVMBWP <sup>(1)</sup>  | 31:16     | —                | —     | —     | —      | —     | —     | —     | —     | —             | —      | —    | —     | —          | —     | —     | —     | 0000       |      |
|                             |                        | 15:0      | LBWPLOCK         | —     | —     | LBWP4  | LBWP3 | LBWP2 | LBWP1 | LBWP0 | UBWPLOCK      | —      | —    | UBWP4 | UBWP3      | UBWP2 | UBWP1 | UBWP0 | 9FDF       |      |
| 06A0                        | NVMCON2 <sup>(1)</sup> | 31:16     | —                | —     | —     | —      | —     | —     | —     | —     | —             | —      | —    | —     | —          | —     | —     | —     | 001F       |      |
|                             |                        | 15:0      | —                | —     | —     | —      | —     | —     | —     | —     | SWAPLOCK<1:0> |        | —    | —     | —          | —     | —     | —     | 0000       |      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 8-6: PBxDIV: PERIPHERAL BUS 'x' CLOCK DIVISOR CONTROL REGISTER ('x' = 1-7)**

| Bit Range  | Bit 31/23/15/7             | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3  | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|------------|----------------------------|----------------|----------------|----------------|-----------------|----------------|---------------|---------------|
| 31:24      | U-0<br>—                   | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—        | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 23:16      | U-0<br>—                   | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—        | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 15:8       | R/W-1<br>ON <sup>(1)</sup> | U-0<br>—       | U-0<br>—       | U-0<br>—       | R-1<br>PBDIVRDY | U-0<br>—       | U-0<br>—      | U-0<br>—      |
| 7:0        | U-0<br>—                   | R/W-x          | R/W-x          | R/W-x          | R/W-x           | R/W-x          | R/W-x         | R/W-x         |
| PBDIV<6:0> |                            |                |                |                |                 |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **ON:** Peripheral Bus 'x' Output Clock Enable bit<sup>(1)</sup>

1 = Output clock is enabled

0 = Output clock is disabled

bit 14-12 **Unimplemented:** Read as '0'

bit 11 **PBDIVRDY:** Peripheral Bus 'x' Clock Divisor Ready bit

1 = Clock divisor logic is not switching divisors and the PBxDIV<6:0> bits may be written

0 = Clock divisor logic is currently switching values and the PBxDIV<6:0> bits cannot be written

bit 10-7 **Unimplemented:** Read as '0'

bit 6-0 **PBDIV<6:0>:** Peripheral Bus 'x' Clock Divisor Control bits

1111111 = PBCLKx is SYSCLK divided by 128

1111110 = PBCLKx is SYSCLK divided by 127

•  
•  
•

0000011 = PBCLKx is SYSCLK divided by 4

0000010 = PBCLKx is SYSCLK divided by 3

0000001 = PBCLKx is SYSCLK divided by 2 (default value for x ≠ 7)

0000000 = PBCLKx is SYSCLK divided by 1 (default value for x = 7)

**Note 1:** The clock for peripheral bus 1 cannot be turned off. Therefore, the ON bit in the PB1DIV register cannot be written as a '0'.

**Note:** Writes to this register require an unlock sequence. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 10-12: DCHxSSIZ: DMA CHANNEL x SOURCE SIZE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHSSIZ<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHSSIZ<7:0>    |                |                |                |                |                |               |               |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **CHSSIZ<15:0>:** Channel Source Size bits

1111111111111111 = 65,535 byte source size

.

.

0000000000000010 = 2 byte source size

0000000000000001 = 1 byte source size

0000000000000000 = 65,536 byte source size

## REGISTER 10-13: DCHxDSIZ: DMA CHANNEL x DESTINATION SIZE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHDSIZ<15:8>   |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CHDSIZ<7:0>    |                |                |                |                |                |               |               |

### Legend:

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
-n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **CHDSIZ<15:0>:** Channel Destination Size bits

1111111111111111 = 65,535 byte destination size

.

.

0000000000000010 = 2 byte destination size

0000000000000001 = 1 byte destination size

0000000000000000 = 65,536 byte destination size

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 11-1: USBCSR0: USB CONTROL STATUS REGISTER 0**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | R-0, HS        | R-0, HS        | R-0, HS        | R-0, HS        | R-0, HS        | R-0, HS        | R-0, HS       | R-0, HS       |
|           | EP7TXIF        | EP6TXIF        | EP5TXIF        | EP4TXIF        | EP3TXIF        | EP2TXIF        | EP1TXIF       | EP0IF         |
| 15:8      | R/W-0          | R/W-0          | R/W-1          | R-0, HS        | R-0            | R/W-0          | R-0, HC       | R/W-0         |
|           | ISOUPD         | SOFTCONN       | HSEN           | HSMODE         | RESET          | RESUME         | SUSPMODE      | SUSPEN        |
|           | —              | —              |                |                |                |                |               |               |
| 7:0       | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | FUNC<6:0>      |                |                |                |                |               |               |
|           |                | —              | —              | —              | —              | —              | —             | —             |

|                   |                   |                                              |
|-------------------|-------------------|----------------------------------------------|
| <b>Legend:</b>    | HS = Hardware Set | HC = Hardware Cleared                        |
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared      x = Bit is unknown |

bit 31-24 **Unimplemented:** Read as '0'

bit 23-17 **EP7TXIF:EP1TXIF:** Endpoint 'n' TX Interrupt Flag bit

- 1 = Endpoint has a transmit interrupt to be serviced
- 0 = No interrupt event

bit 16 **EP0IF:** Endpoint 0 Interrupt bit

- 1 = Endpoint 0 has an interrupt to be serviced
- 0 = No interrupt event

All EPxTX and EP0 bits are cleared when the byte is read. Therefore, these bits must be read independently from the remaining bits in this register to avoid accidental clearing.

bit 15 **ISOUPD:** ISO Update bit (*Device mode only; unimplemented in Host mode*)

- 1 = USB module will wait for a SOF token from the time TXPKTRDY is set before sending the packet
- 0 = No change in behavior

This bit only affects endpoints performing isochronous transfers when in *Device mode*. This bit is unimplemented in *Host mode*.

bit 14 **SOFTCONN:** Soft Connect/Disconnect Feature Selection bit

- 1 = The USB D+/D- lines are enabled and active
- 0 = The USB D+/D- lines are disabled and are tri-stated

This bit is only available in *Device mode*.

bit 13 **HSEN:** Hi-Speed Enable bit

- 1 = The USB module will negotiate for Hi-Speed mode when the device is reset by the hub
- 0 = Module only operates in Full-Speed mode

bit 12 **HSMODE:** Hi-Speed Mode Status bit

- 1 = Hi-Speed mode successfully negotiated during USB reset
- 0 = Module is not in Hi-Speed mode

In *Device mode*, this bit becomes valid when a USB reset completes. In *Host mode*, it becomes valid when the RESET bit is cleared.

bit 11 **RESET:** Module Reset Status bit

- 1 = Reset signaling is present on the bus
- 0 = Normal module operation

In *Device mode*, this bit is read-only. In *Host mode*, this bit is read/write.


**TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP (CONTINUED)**

| Virtual Address<br>(BF84_#) | Register<br>Name | Bit Range | Bits       |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | All Resets |
|-----------------------------|------------------|-----------|------------|-------|-------|-------|-------|-------|------|------|-------|------------|------|------|------|------|------|------|------------|
|                             |                  |           | 31/15      | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7  | 22/6       | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 |            |
| 0C10                        | TMR7             | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | TMR7<15:0> |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | 0000       |
| 0C20                        | PR7              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | PR7<15:0>  |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | FFFF       |
| 0E00                        | T8CON            | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | ON         | —     | SIDL  | —     | —     | —     | —    | —    | TGATE | TCKPS<2:0> |      |      | T32  | —    | TCS  | —    | 0000       |
| 0E10                        | TMR8             | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | TMR8<15:0> |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | 0000       |
| 0E20                        | PR8              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | PR8<15:0>  |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | FFFF       |
| 1000                        | T9CON            | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | ON         | —     | SIDL  | —     | —     | —     | —    | —    | TGATE | TCKPS<2:0> |      |      | —    | —    | TCS  | —    | 0000       |
| 1010                        | TMR9             | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | TMR9<15:0> |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | 0000       |
| 1020                        | PR9              | 31:16     | —          | —     | —     | —     | —     | —     | —    | —    | —     | —          | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | PR9<15:0>  |       |       |       |       |       |      |      |       |            |      |      |      |      |      |      | FFFF       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

FIGURE 21-1: I<sup>2</sup>C BLOCK DIAGRAM



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 28-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0         | R/W-0         |
|           | SH4ALT<1:0>    |                |                |                |                |                |               |               |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | SH3ALT<1:0>    |                | SH2ALT<1:0>    |                | SH1ALT<1:0>    |                | SH0ALT<1:0>   |               |
| 15:8      | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | STRGEN4        |                |                | STRGEN3        | STRGEN2        | STRGEN1        | STRGEN0       | STRGEN0       |
| 7:0       | U-0<br>—       | U-0<br>—       | U-0<br>—       | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | SSAMPEN4       |                |                | SSAMPEN3       | SSAMPEN2       | SSAMPEN1       | SSAMPEN0      | SSAMPEN0      |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-26 **Unimplemented:** Read as '0'

bit 25-24 **SH4ALT<1:0>**: ADC4 Analog Input Select bit

11 = Reserved  
10 = Reserved  
01 = AN49  
00 = AN4

bit 23-22 **SH3ALT<1:0>**: ADC3 Analog Input Select bit

11 = Reserved  
10 = Reserved  
01 = AN48  
00 = AN3

bit 21-20 **SH2ALT<1:0>**: ADC2 Analog Input Select bit

11 = Reserved  
10 = Reserved  
01 = AN47  
00 = AN2

bit 19-18 **SH1ALT<1:0>**: ADC1 Analog Input Select bit

11 = Reserved  
10 = Reserved  
01 = AN46  
00 = AN1

bit 17-16 **SH0ALT<1:0>**: ADC0 Analog Input Select bit

11 = Reserved  
10 = Reserved  
01 = AN45  
00 = AN0

bit 15-13 **Unimplemented:** Read as '0'

bit 12 **STRGEN4**: ADC4 Presynchronized Triggers bit

1 = ADC4 uses presynchronized triggers  
0 = ADC4 does not use presynchronized triggers

bit 11 **STRGEN3**: ADC3 Presynchronized Triggers bit

1 = ADC3 uses presynchronized triggers  
0 = ADC3 does not use presynchronized triggers

bit 10 **STRGEN2**: ADC2 Presynchronized Triggers bit

1 = ADC2 uses presynchronized triggers  
0 = ADC2 does not use presynchronized triggers

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 28-17: ADCTRG1: ADC TRIGGER SOURCE 1 REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | TRGSRC3<4:0>   |                |                |               |               |
| 23:16     | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | TRGSRC2<4:0>   |                |                |               |               |
| 15:8      | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | TRGSRC1<4:0>   |                |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | TRGSRC0<4:0>   |                |                |               |               |

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-29 **Unimplemented:** Read as '0'

bit 28-24 **TRGSRC3<4:0>**: Trigger Source for Conversion of Analog Input AN3 Select bits

11111 = Reserved

•  
•  
•

01101 = Reserved

01100 = Comparator 2 (COUT)

01011 = Comparator 1 (COUT)

01010 = OCMP5

01001 = OCMP3

01000 = OCMP1

00111 = TMR5 match

00110 = TMR3 match

00101 = TMR1 match

00100 = INT0 External interrupt

00011 = STRIG

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSSx registers.

bit 23-21 **Unimplemented:** Read as '0'

bit 20-16 **TRGSRC2<4:0>**: Trigger Source for Conversion of Analog Input AN2 Select bits

See bits 28-24 for bit value definitions.

bit 15-13 **Unimplemented:** Read as '0'

bit 12-8 **TRGSRC1<4:0>**: Trigger Source for Conversion of Analog Input AN1 Select bits

See bits 28-24 for bit value definitions.

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **TRGSRC0<4:0>**: Trigger Source for Conversion of Analog Input AN0 Select bits

See bits 28-24 for bit value definitions.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 29-17: CiFLTCON7: CAN FILTER CONTROL REGISTER 7**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | FLTEN31        | MSEL31<1:0>    |                | FSEL31<4:0>    |                |                |               |               |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | FLTEN30        | MSEL30<1:0>    |                | FSEL30<4:0>    |                |                |               |               |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | FLTEN29        | MSEL29<1:0>    |                | FSEL29<4:0>    |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | FLTEN28        | MSEL28<1:0>    |                | FSEL28<4:0>    |                |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31 **FLTEN31:** Filter 31 Enable bit

1 = Filter is enabled  
0 = Filter is disabled

bit 30-29 **MSEL31<1:0>:** Filter 31 Mask Select bits

11 = Acceptance Mask 3 selected  
10 = Acceptance Mask 2 selected  
01 = Acceptance Mask 1 selected  
00 = Acceptance Mask 0 selected

bit 28-24 **FSEL31<4:0>:** FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31  
11110 = Message matching filter is stored in FIFO buffer 30

•  
•  
•

00001 = Message matching filter is stored in FIFO buffer 1  
00000 = Message matching filter is stored in FIFO buffer 0

bit 23 **FLTEN30:** Filter 30 Enable bit

1 = Filter is enabled  
0 = Filter is disabled

bit 22-21 **MSEL30<1:0>:** Filter 30 Mask Select bits

11 = Acceptance Mask 3 selected  
10 = Acceptance Mask 2 selected  
01 = Acceptance Mask 1 selected  
00 = Acceptance Mask 0 selected

bit 20-16 **FSEL30<4:0>:** FIFO Selection bits

11111 = Message matching filter is stored in FIFO buffer 31  
11110 = Message matching filter is stored in FIFO buffer 30

•  
•  
•

00001 = Message matching filter is stored in FIFO buffer 1  
00000 = Message matching filter is stored in FIFO buffer 0

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## REGISTER 29-21: C*i*FIFOINT*n*: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31) (CONTINUED)

- bit 9     **TXHALFIF**: FIFO Transmit FIFO Half Empty Interrupt Flag bit<sup>(1)</sup>  
    TXEN = 1: (FIFO configured as a Transmit Buffer)  
    1 = FIFO is  $\leq$  half full  
    0 = FIFO is  $>$  half full  
    TXEN = 0: (FIFO configured as a Receive Buffer)  
    Unused, reads '0'
- bit 8     **TXEMPTYIF**: Transmit FIFO Empty Interrupt Flag bit<sup>(1)</sup>  
    TXEN = 1: (FIFO configured as a Transmit Buffer)  
    1 = FIFO is empty  
    0 = FIFO is not empty, at least 1 message queued to be transmitted  
    TXEN = 0: (FIFO configured as a Receive Buffer)  
    Unused, reads '0'
- bit 7-4   **Unimplemented**: Read as '0'
- bit 3     **RXOVFLIF**: Receive FIFO Overflow Interrupt Flag bit  
    TXEN = 1: (FIFO configured as a Transmit Buffer)  
    Unused, reads '0'  
    TXEN = 0: (FIFO configured as a Receive Buffer)  
    1 = Overflow event has occurred  
    0 = No overflow event occurred
- bit 2     **RXFULLIF**: Receive FIFO Full Interrupt Flag bit<sup>(1)</sup>  
    TXEN = 1: (FIFO configured as a Transmit Buffer)  
    Unused, reads '0'  
    TXEN = 0: (FIFO configured as a Receive Buffer)  
    1 = FIFO is full  
    0 = FIFO is not full
- bit 1     **RXHALFIF**: Receive FIFO Half Full Interrupt Flag bit<sup>(1)</sup>  
    TXEN = 1: (FIFO configured as a Transmit Buffer)  
    Unused, reads '0'  
    TXEN = 0: (FIFO configured as a Receive Buffer)  
    1 = FIFO is  $\geq$  half full  
    0 = FIFO is  $<$  half full
- bit 0     **RXEMPTYIF**: Receive Buffer Not Empty Interrupt Flag bit<sup>(1)</sup>  
    TXEN = 1: (FIFO configured as a Transmit Buffer)  
    Unused, reads '0'  
    TXEN = 0: (FIFO configured as a Receive Buffer)  
    1 = FIFO is not empty, has at least 1 message  
    0 = FIFO is empty

**Note 1:** This bit is read-only and reflects the status of the FIFO.


# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-26: TIMER2-TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS**

| AC CHARACTERISTICS |                       |                                                           |                                | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature    -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |         |                                        |                                                              |
|--------------------|-----------------------|-----------------------------------------------------------|--------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|---------|----------------------------------------|--------------------------------------------------------------|
| Param.<br>No.      | Symbol                | Characteristics <sup>(1)</sup>                            |                                | Min.                                                                                                                                                                       | Max. | Units   | Conditions                             |                                                              |
| TB10               | T <sub>TXH</sub>      | TxCK<br>High Time                                         | Synchronous, with<br>prescaler | [(12.5 ns or 1 TPBCLK3)<br>/N] + 25 ns                                                                                                                                     | —    | ns      | Must also<br>meet<br>parameter<br>TB15 | N = prescale<br>value<br>(1, 2, 4, 8,<br>16, 32, 64,<br>256) |
| TB11               | T <sub>TXL</sub>      | TxCK<br>Low Time                                          | Synchronous, with<br>prescaler | [(12.5 ns or 1 TPBCLK3)<br>/N] + 25 ns                                                                                                                                     | —    | ns      | Must also<br>meet<br>parameter<br>TB15 |                                                              |
| TB15               | T <sub>TXP</sub>      | TxCK<br>Input<br>Period                                   | Synchronous, with<br>prescaler | [(Greater of [(25 ns or<br>2 TPBCLK3)/N] + 30 ns                                                                                                                           | —    | ns      | V <sub>DD</sub> > 2.7V                 |                                                              |
|                    |                       |                                                           |                                | [(Greater of [(25 ns or<br>2 TPBCLK3)/N] + 50 ns                                                                                                                           | —    | ns      | V <sub>DD</sub> < 2.7V                 |                                                              |
| TB20               | T <sub>CKEXTMRL</sub> | Delay from External TxCK<br>Clock Edge to Timer Increment |                                | —                                                                                                                                                                          | 1    | TPBCLK3 | —                                      |                                                              |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**FIGURE 37-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS**




**TABLE 37-27: INPUT CAPTURE MODULE TIMING REQUIREMENTS**

| AC CHARACTERISTICS |        | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |  |                                                                 |      |       |                                |
|--------------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|-----------------------------------------------------------------|------|-------|--------------------------------|
| Param. No.         | Symbol | Characteristics <sup>(1)</sup>                                                                                                                                          |  | Min.                                                            | Max. | Units | Conditions                     |
| IC10               | TcCL   | ICx Input Low Time                                                                                                                                                      |  | $[(12.5 \text{ ns or } 1 \text{ TPBCLK3}) / N] + 25 \text{ ns}$ | —    | ns    | Must also meet parameter IC15. |
| IC11               | TcCH   | ICx Input High Time                                                                                                                                                     |  | $[(12.5 \text{ ns or } 1 \text{ TPBCLK3}) / N] + 25 \text{ ns}$ | —    | ns    | Must also meet parameter IC15. |
| IC15               | TcCP   | ICx Input Period                                                                                                                                                        |  | $[(25 \text{ ns or } 2 \text{ TPBCLK3}) / N] + 50 \text{ ns}$   | —    | ns    | —                              |


**Note 1:** These parameters are characterized, but not tested in manufacturing.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**FIGURE 37-18: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)**



**FIGURE 37-19: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)**



**TABLE 37-36: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)**

| AC CHARACTERISTICS |         |                 |                        | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |       |                                            |
|--------------------|---------|-----------------|------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|-------|--------------------------------------------|
| Param. No.         | Symbol  | Characteristics |                        | Min.                                                                                                                                                                    | Max. | Units | Conditions                                 |
| IS10               | TLO:SCL | Clock Low Time  | 100 kHz mode           | 4.7                                                                                                                                                                     | —    | μs    | PBCLK must operate at a minimum of 800 kHz |
|                    |         |                 | 400 kHz mode           | 1.3                                                                                                                                                                     | —    | μs    | PBCLK must operate at a minimum of 3.2 MHz |
|                    |         |                 | 1 MHz mode<br>(Note 1) | 0.5                                                                                                                                                                     | —    | μs    | —                                          |
| IS11               | THI:SCL | Clock High Time | 100 kHz mode           | 4.0                                                                                                                                                                     | —    | μs    | PBCLK must operate at a minimum of 800 kHz |
|                    |         |                 | 400 kHz mode           | 0.6                                                                                                                                                                     | —    | μs    | PBCLK must operate at a minimum of 3.2 MHz |
|                    |         |                 | 1 MHz mode<br>(Note 1) | 0.5                                                                                                                                                                     | —    | μs    | —                                          |

**Note 1:** Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-38: ADC MODULE SPECIFICATIONS**

| AC CHARACTERISTICS                                           |           |                                            | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature -40°C ≤ TA ≤ +85°C for Industrial<br>-40°C ≤ TA ≤ +125°C for Extended |      |                            |       |                                               |
|--------------------------------------------------------------|-----------|--------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|----------------------------|-------|-----------------------------------------------|
| Param. No.                                                   | Symbol    | Characteristics                            | Min.                                                                                                                                                                    | Typ. | Max.                       | Units | Conditions                                    |
| <b>Device Supply</b>                                         |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD01                                                         | AVDD      | Module VDD Supply                          | Greater of VDD – 0.3 or 2.1                                                                                                                                             | —    | Lesser of VDD + 0.3 or 3.6 | V     | —                                             |
| AD02                                                         | AVSS      | Module Vss Supply                          | VSS                                                                                                                                                                     | —    | VSS + 0.3                  | V     | —                                             |
| <b>Reference Inputs</b>                                      |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD05                                                         | VREFH     | Reference Voltage High                     | VREFL + 1.8                                                                                                                                                             | —    | AVDD                       | V     | (Note 1)                                      |
| AD06                                                         | VREFL     | Reference Voltage Low                      | AVSS                                                                                                                                                                    | —    | VREFH – 1.8                | V     | (Note 1)                                      |
| AD07                                                         | VREF      | Absolute Reference Voltage (VREFH – VREFL) | 1.8                                                                                                                                                                     | —    | AVDD                       | V     | (Note 2)                                      |
| AD08                                                         | IREF      | Current Drain                              | —                                                                                                                                                                       | 102  | —                          | μA    | Per ADCx ('x' = 0-4, 7)                       |
| <b>Analog Input</b>                                          |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD12                                                         | VINH-VINL | Full-Scale Input Span                      | VREFL                                                                                                                                                                   | —    | VREFH                      | V     | —                                             |
| AD13                                                         | VINL      | Absolute VINL Input Voltage                | AVSS                                                                                                                                                                    | —    | VREFL                      | V     | —                                             |
| AD14                                                         | VINH      | Absolute VINH Input Voltage                | AVSS                                                                                                                                                                    | —    | VREFH                      | V     | —                                             |
| <b>ADC Accuracy – Measurements with External VREF+/VREF-</b> |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD20c                                                        | Nr        | Resolution                                 | 6                                                                                                                                                                       | —    | 12                         | bits  | Selectable 6, 8, 10, 12 Resolution Ranges     |
| AD21c                                                        | INL       | Integral Nonlinearity                      | —                                                                                                                                                                       | ±3   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD22c                                                        | DNL       | Differential Nonlinearity                  | —                                                                                                                                                                       | ±1   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD23c                                                        | GERR      | Gain Error                                 | —                                                                                                                                                                       | ±8   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD24c                                                        | EOFF      | Offset Error                               | —                                                                                                                                                                       | ±2   | —                          | LSb   | VINL = AVSS = 0V, AVDD = 3.3V                 |
| <b>Dynamic Performance</b>                                   |           |                                            |                                                                                                                                                                         |      |                            |       |                                               |
| AD31b                                                        | SINAD     | Signal to Noise and Distortion             | —                                                                                                                                                                       | 67   | —                          | dB    | Single-ended (Notes 2,3)                      |
| AD34b                                                        | ENOB      | Effective Number of bits                   | —                                                                                                                                                                       | 10.5 | —                          | bits  | (Notes 2,3)                                   |

**Note 1:** These parameters are not characterized or tested in manufacturing.

**2:** These parameters are characterized, but not tested in manufacturing.


**3:** Characterized with a 1 kHz sine wave.

**4:** The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



| Dimension Limits                     | Units | MILLIMETERS |      |      |
|--------------------------------------|-------|-------------|------|------|
|                                      |       | MIN         | NOM  | MAX  |
| Number of Pins                       | N     | 124         |      |      |
| Pitch                                | eT    | 0.50 BSC    |      |      |
| Pitch (Inner to outer terminal ring) | eR    | 0.50 BSC    |      |      |
| Overall Height                       | A     | 0.80        | 0.85 | 0.90 |
| Standoff                             | A1    | 0.00        | -    | 0.05 |
| Overall Width                        | E     | 9.00 BSC    |      |      |
| Exposed Pad Width                    | E2    | 6.40        | 6.55 | 6.70 |
| Overall Length                       | D     | 9.00 BSC    |      |      |
| Exposed Pad Length                   | D2    | 6.40        | 6.55 | 6.70 |
| Contact Width                        | b     | 0.20        | 0.25 | 0.30 |
| Contact Length                       | L     | 0.20        | 0.25 | 0.30 |
| Contact-to-Exposed Pad               | K     | 0.20        | -    | -    |

**Notes:**

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.  
BSC: Basic Dimension. Theoretically exact value shown without tolerances.  
REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE A-3: ADC DIFFERENCES (CONTINUED)**

| PIC32MX5XX/6XX/7XX Feature                                                                                                                                                                                                                                                                                                                                                                                                                                                                | PIC32MZ EF Feature                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Scan Trigger Source</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <p>On PIC32MX devices, there are four sources that can trigger a scan conversion in the ADC module: Auto, Timer3, INT0, and clearing the SAMP bit.</p> <p>SSRC&lt;2:0&gt; (AD1CON1&lt;7:5&gt;)</p> <p>111 = Auto convert<br/> 110 = Reserved<br/> 101 = Reserved<br/> 100 = Reserved<br/> 011 = Reserved<br/> 010 = Timer3 period match<br/> 001 = Active transition on INT0 pin<br/> 000 = Clearing SAMP bit</p>                                                                         | <p>On PIC32MZ EF devices, the list of sources for triggering a scan conversion has been expanded to include the comparators, Output Compare, and two additional Timers. In addition, trigger sources can be simulated by setting the RQCNVRT (ADCCON3&lt;8&gt;) bit.</p> <p>STRGSRC&lt;4:0&gt; (ADCCON1&lt;20:16&gt;)</p> <p>11111 = Reserved<br/> •<br/> •<br/> •<br/> 01101 = Reserved<br/> 01100 = Comparator 2 COUT<br/> 01011 = Comparator 1 COUT<br/> 01010 = OCMP5<br/> 01001 = OCMP3<br/> 01000 = OCMP1<br/> 00111 = TMR5 match<br/> 00110 = TMR3 match<br/> 00101 = TMR1 match<br/> 00100 = INT0<br/> 00011 = Reserved<br/> 00010 = Global level software trigger (GLSWTRG)<br/> 00001 = Global software trigger (GSWTRG)<br/> 00000 = No trigger</p> |
| <b>Output Format</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <p>On PIC32MX devices, the output format was decided for all ADC channels based on the setting of the FORM&lt;2:0&gt; bits.</p> <p>FORM&lt;2:0&gt; (AD1CON1&lt;10:8&gt;)</p> <p>011 = Signed Fractional 16-bit<br/> 010 = Fractional 16-bit<br/> 001 = Signed Integer 16-bit<br/> 000 = Integer 16-bit<br/> 111 = Signed Fractional 32-bit<br/> 110 = Fractional 32-bit<br/> 101 = Signed Integer 32-bit<br/> 100 = Integer 32-bit</p>                                                    | <p>On PIC32MZ EF devices, the FRACT bit determines whether fractional or integer format is used. Then, each input can have its own setting for input (differential or single-ended) and sign (signed or unsigned) using the DIFFx and SIGNx bits in the ADCIMODx registers.</p> <p>FRACT (ADCCON1&lt;23&gt;)</p> <p>1 = Fractional<br/> 0 = Integer</p> <p>DIFFx (ADCIMODy)</p> <p>1 = Channel x is using Differential mode<br/> 0 = Channel x is using Single-ended mode</p> <p>SIGNx (ADCIMODy)</p> <p>1 = Channel x is using Signed Data mode<br/> 0 = Channel x is using Unsigned Data mode</p>                                                                                                                                                            |
| <b>Interrupts</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| <p>On PIC32MX devices, an interrupt is triggered from the ADC module when a certain number of conversions have taken place, irrespective of which channel was converted.</p> <p>SMPI&lt;3:0&gt; (AD1CON2&lt;5:2&gt;)</p> <p>1111 = Interrupt for each 16th sample/convert sequence<br/> 1110 = Interrupt for each 15th sample/convert sequence<br/> •<br/> •<br/> •<br/> 0001 = Interrupt for each 2nd sample/convert sequence<br/> 0000 = Interrupt for each sample/convert sequence</p> | <p>On PIC32MZ EF devices, the ADC module can trigger an interrupt for each channel when it is converted. Use the Interrupt Controller bits, IEC1&lt;31:27&gt;, IEC2&lt;31:0&gt;, and IEC3&lt;7:0&gt;, to enable/disable them.</p> <p>In addition, the ADC support one global interrupt to indicate conversion on any number of channels.</p> <p>AGIENxx (ADCGIRQENx&lt;y&gt;)</p> <p>1 = Data ready event will generate a Global ADC interrupt<br/> 0 = No global interrupt</p> <p>In addition, interrupts can be generated for filter and comparator events.</p>                                                                                                                                                                                              |