

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EPROM Size	-
RAM Size	512K x 8
/oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz1024efm124-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 1.0 DEVICE OVERVIEW

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

This data sheet contains device-specific information for PIC32MZ EF devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules in the PIC32MZ EF family of devices.

Table 1-21 through Table 1-22 list the pinout I/O descriptions for the pins shown in the device pin tables (see Table 2 through Table 5).

FIGURE 1-1: PIC32MZ EF FAMILY BLOCK DIAGRAM




TABLE 4-4: INITIATORS TO TARGETS ACCESS ASSOCIATION

	Initiator ID	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Target #	Name	C	PU	DMA	Read	DMA	Write	USB	Ethernet Read	Ethernet Write	CAN1	CAN2	SQI1	Flash Controller	Crypto
1	Flash Memory: Program Flash Boot Flash Prefetch Module	)	X		x			Х	Х		Х	Х			Х
2	RAM Bank 1 Memory	2	X		Χ		Χ	Х	Х	X	X	X	X	Х	Х
3	RAM Bank 2 Memory	,	X		Χ		X	Х	Х	X	Х	Х	Х	Х	Х
4	External Memory via EBI and EBI Module	2	X	Х			X	Х	Х	Х	Χ	Х	Х		Х
5	Peripheral Set 1: System Control, Flash Control, DMT, RTCC, CVR, PPS Input, PPS Output, Interrupts, DMA, WDT	X													
6	Peripheral Set 2: SPI1-SPI6 I2C1-I2C5 UART1-UART6 PMP	:	x		Х		X								
7	Peripheral Set 3: Timer1-Timer9 IC1-IC9 OC1-OC9 ADC Comparator 1 Comparator 2	;	×		Х		Х								
8	Peripheral Set 4: PORTA-PORTK	;	X		Х		Х								
9	Peripheral Set 5: CAN1 CAN2 Ethernet Controller	;	X												
10	Peripheral Set 6: USB	2	X												
11	External Memory via SQI1 and SQI1 Module	2	X												
12	Peripheral Set 7: Crypto Engine	;	X												
13	Peripheral Set 8: RNG Module	;	X												

<b>TABLE 7-3:</b>	INTERRUPT	REGISTER	MAP	(CONTINUED)

ress f)	<b>5</b>	ø								Bi	ts								s,
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF002	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	VOFF<	17:16>	0000
0546	OFF002	15:0								VOFF<15:1>								_	0000
0540	OFF003	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0340	011003	15:0								VOFF<15:1>								_	0000
0550	OFF004	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0330	011004	15:0								VOFF<15:1>								_	0000
0554	OFF005	31:16	_	1	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0554	OFF005	15:0								VOFF<15:1>								_	0000
0558	OFF006	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0336	011000	15:0								VOFF<15:1>								_	0000
0550	OFF007	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0550	011007	15:0								VOFF<15:1>								_	0000
0560	OFF008	31:16	_	1	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0300	011000	15:0								VOFF<15:1>								_	0000
0564	OFF009	31:16	_	-	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0304	011009	15:0								VOFF<15:1>								_	0000
0568	OFF010	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0300	011010	15:0								VOFF<15:1>								_	0000
0560	OFF011	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0300	011011	15:0								VOFF<15:1>								_	0000
0570	OFF012	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0370	011012	15:0								VOFF<15:1>								_	0000
0574	OFF013	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0374	011013	15:0								VOFF<15:1>								_	0000
0578	OFF014	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0370	011014	15:0								VOFF<15:1>								_	0000
057C	OFF015	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
3370	011010	15:0								VOFF<15:1>								_	0000
0580	OFF016	31:16	_	-	_	_	_	_	-	_			_	_	_	_	VOFF<	17:16>	0000
0360	טו דטוט	15:0								VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

  This bit or register is not available on 64-pin devices.

  - This bit or register is not available on devices without a CAN module.
  - 4:
  - This bit or register is not available on 100-pin devices.

    Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
  - This bit or register is not available on devices without a Crypto module. This bit or register is not available on 124-pin devices. 7:

ഗ
0
0
0
0
$\rightarrow$
ω
Ň
0
$\overline{}$
Y
ç
у ра
)-pag
)-page
)-page
)-page 1:
)-page 13
)-page 135

TABLE 7-3: INTE	RRUPT REGISTER MAR	(CONTINUED)
-----------------	--------------------	-------------

ress )		Φ					•	•		Bi	ts								s
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF062	31:16		_	_	_	_		-	_	_	_	_	_		_	VOFF<	17:16>	0000
0638	OFF062	15:0								VOFF<15:1>								l	0000
0630	OFF063	31:16	_	_	_	_		_	ı	_	-	-	_	_	-	-	VOFF<	17:16>	0000
0030	011003	15:0								VOFF<15:1>								-	0000
0640	OFF064	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011004	15:0								VOFF<15:1>								_	0000
0644	OFF065	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0044	011003	15:0								VOFF<15:1>								_	0000
0648	OFF066	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011000	15:0								VOFF<15:1>								_	0000
064C	OFF067	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0010	011007	15:0								VOFF<15:1>								_	0000
0650	OFF068	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	011000	15:0								VOFF<15:1>									0000
0654	OFF069	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
	0.1000	15:0								VOFF<15:1>								_	0000
0658	OFF070	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	011070	15:0								VOFF<15:1>									0000
065C	OFF071	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	0	15:0		1						VOFF<15:1>			1	1				_	0000
0660	OFF072	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0			1	1				VOFF<15:1>			I	I				_	0000
0664	OFF073	31:16	_	_	_	_		_		_	_		_	_			VOFF<	17:16>	0000
		15:0								VOFF<15:1>							1	_	0000
0668	OFF074	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
		15:0		1						VOFF<15:1>			1					_	0000
066C	OFF075	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0								VOFF<15:1>							1	_	0000
0670	OFF076	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0	a valua an D		nimalamanta					VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: Registers" for more information.

This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

  Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: 8: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

# REGISTER 11-28: USBLPMR1: USB LINK POWER MANAGEMENT CONTROL REGISTER 1 (CONTINUED)

bit 16 LPMXMT: LPM Transition to the L1 State bit

### When in Device mode:

- 1 = USB module will transition to the L1 state upon the receipt of the next LPM transaction. LPMEN must be set to `0b11. Both LPMXMT and LPMEN must be set in the same cycle.
- 0 = Maintain current state

When LPMXMT and LPMEN are set, the USB module can respond in the following ways:

- If no data is pending (all TX FIFOs are empty), the USB module will respond with an ACK. The bit will self clear and a software interrupt will be generated.
- If data is pending (data resides in at least one TX FIFO), the USB module will respond with a NYET. In this case, the bit will not self clear however a software interrupt will be generated.

#### When in Host mode:

- 1 = USB module will transmit an LPM transaction. This bit is self clearing, and will be immediately cleared upon receipt of any Token or three time-outs have occurred.
- 0 = Maintain current state

### bit 15-12 ENDPOINT<3:0>: LPM Token Packet Endpoint bits

This is the endpoint in the token packet of the LPM transaction.

### bit 11-9 Unimplemented: Read as '0'

### bit 8 RMTWAK: Remote Wake-up Enable bit

This bit is applied on a temporary basis only and is only applied to the current suspend state.

- 1 = Remote wake-up is enabled
- 0 = Remote wake-up is disabled

### bit 7-4 HIRD<3:0>: Host Initiated Resume Duration bits

The minimum time the host will drive resume on the bus. The value in this register corresponds to an actual resume time of:

Resume Time =  $50 \mu s + HIRD * 75 \mu s$ . The resulting range is  $50 \mu s$  to  $1200 \mu s$ .

#### bit 3-0 LNKSTATE<3:0>: Link State bits

This value is provided by the host to the peripheral to indicate what state the peripheral must transition to after the receipt and acceptance of a LPM transaction. The only valid value for this register is '1' for Sleep State (L1). All other values are reserved.

### 15.0 DEADMAN TIMER (DMT)

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


The primary function of the Deadman Timer (DMT) is to reset the processor in the event of a software malfunction. The DMT is a free-running instruction fetch timer, which is clocked whenever an instruction fetch occurs until a count match occurs. Instructions are not fetched when the processor is in Sleep mode.

The DMT consists of a 32-bit counter with a time-out count match value as specified by the DMTCNT<3:0> bits in the DEVCFG1 Configuration register.

A Deadman Timer is typically used in mission critical and safety critical applications, where any single failure of the software functionality and sequencing must be detected

Figure 15-1 shows a block diagram of the Deadman Timer module.

FIGURE 15-1: DEADMAN TIMER BLOCK DIAGRAM



### REGISTER 15-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
31:24				PSINTV<	:31:24>			
00.40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
23:16				PSINTV<	:23:16>			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
15:8				PSINTV-	<15:8>			
7.0	R-0	R-0	R-0	R-0	R-0	R-y	R-y	R-y
7:0				PSINTV	<7:0>			

Legend:		y = Value set from Co	onfiguration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 **PSINTV<31:0>:** DMT Window Interval Configuration Status bits

This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

### 16.0 WATCHDOG TIMER (WDT)

Note:


This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 9. "Watchdog, Deadman, and Power-up Timers"** (DS60001114) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

When enabled, the Watchdog Timer (WDT) operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle

### FIGURE 16-1: WATCHDOG TIMER BLOCK DIAGRAM



### REGISTER 16-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
31:24				WDTCLRI	<ey<15:8></ey<15:8>			
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
23:16				WDTCLR	KEY<7:0>			
45.0	R/W-y	U-0	U-0	R-y	R-y	R-y	R-y	R-y
15:8	ON <sup>(1)</sup>	_	_			RUNDIV<4:0	)>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
7:0	_	_	_	_	_	_	_	WDTWINEN

Legend:y = Values set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

### bit 31-16 WDTCLRKEY: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value 0x5743 to this location using a single 16-bit write.

bit 15 **ON:** Watchdog Timer Enable bit<sup>(1)</sup>

1 = The WDT is enabled 0 = The WDT is disabled

bit 14-13 Unimplemented: Read as '0'

bit 12-8 RUNDIV<4:0>: Watchdog Timer Postscaler Value bits

On reset, these bits are set to the values of the WDTPS<4:0> Configuration bits in DEVCFG1.

bit 7-1 Unimplemented: Read as '0'

bit 0 WDTWINEN: Watchdog Timer Window Enable bit

1 = Enable windowed Watchdog Timer0 = Disable windowed Watchdog Timer

**Note 1:** This bit only has control when the FWDTEN bit (DEVCFG1<23>) = 0.

## 22.1 UART Control Registers

## TABLE 22-1: UART1 THROUGH UART6 REGISTER MAP

ess		4	Bits S											"					
Virtual Address (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	U1MODE <sup>(1)</sup>	31:16	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	0000
	01022	15:0	ON	_	SIDL	IREN	RTSMD	_	UEN-	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2010	U1STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDR		1	ı		0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2020	U1TXREG	31:16	_	-	_	1	_	_	-	_	_	_	_	_	_	_	_	_	0000
		15:0	_	-	_	1	_	_	-	TX8				Transmit	Register				0000
2030	U1RXREG	31:16	_	-	_	1	_	_	-	_	_	_	_	_	_	_	_	_	0000
	011011120	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
2040	U1BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2010	OIDICO	15:0		1					Bau	d Rate Gene	erator Pres	caler						1	0000
2200	U2MODE <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	IREN	RTSMD	_	UEN-		WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2210	U2STA <sup>(1)</sup>	31:16	_	_	_	1	_	_	-	ADM_EN				ADDR				1	0000
		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2220	U2TXREG	31:16	_	_	_		_	_	-	_	_	_	_	_	_	_	_	_	0000
LLLO		15:0	_	_	_		_	_	-	TX8				Transmit	Register			1	0000
2230	U2RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	OZIONALO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
2240	U2BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	025.10	15:0							Bau	d Rate Gene	erator Pres	caler							0000
2400	U3MODE <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2 100		15:0	ON	_	SIDL	IREN	RTSMD	_	UEN-		WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2410	U3STA <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	ADM_EN				ADDR					0000
2110		15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2420	U3TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0		15:0	_	_	_	_	_	_	_	TX8				Transmit	Register				0000
2430	U3RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
2400	JOINTEO	15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000
2440	U3BRG <sup>(1)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2770	SOLICO	15:0					(a) D		Bau	d Rate Gene	erator Pres	caler							0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**Legend:** x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ess			Bits																
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ADC2CFG <sup>(3)</sup>	31:16								ADCCFG	<31:16>								0000
		15:0								ADCCFG	<15:0>								0000
B18C	ADC3CFG <sup>(3)</sup>	31:16								ADCCFG	<31:16>								0000
		15:0								ADCCFG	<15:0>								0000
B190	ADC4CFG <sup>(3)</sup>	31:16														0000			
		15:0														0000			
B19C	ADC7CFG <sup>(3)</sup>	31:16														0000			
		15:0		ADCCFG<15:0> 000												0000			
B1C0	ADCSYSCFG1	31:16		AN<31:16> xxxE												XXXF			
		15:0		AN<15:0> FFFF															
B1C4	ADCSYSCFG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_							AN<44:32>							1xxx
B200	ADCDATA0	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B204	ADCDATA1	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B208	ADCDATA2	31:16								DATA<	1:16>								0000
		15:0								DATA<									0000
B20C	ADCDATA3	31:16								DATA<									0000
		15:0								DATA<									0000
B210	ADCDATA4	31:16								DATA<									0000
		15:0								DATA<									0000
B214	ADCDATA5	31:16								DATA<									0000
		15:0								DATA<									0000
B218	ADCDATA6	31:16								DATA<									0000
		15:0								DATA<									0000
B21C	ADCDATA7	31:16								DATA<									0000
		15:0								DATA<									0000
B220	ADCDATA8	31:16								DATA<									0000
		15:0								DATA<									0000
B224	ADCDATA9	31:16								DATA<									0000
L		15:0								DATA<									0000
B228	ADCDATA10	31:16								DATA<									0000
		15:0								DATA<									0000
B22C	ADCDATA11	31:16								DATA<									0000
		15:0								DATA<									0000
B230	ADCDATA12	31:16								DATA<									0000
Щ_	1. This hit	15:0								DATA<	15:0>								0000

<sup>1:</sup> 2: 3:

This bit or register is not available on 64-pin devices.
This bit or register is not available on 64-pin and 100-pin devices.
Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

# REGISTER 28-14: ADCCMPENx: ADC DIGITAL COMPARATOR 'x' ENABLE REGISTER ('x' = 1 THROUGH 6)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0							
31:24	CMPE31 <sup>(1)</sup>	CMPE30 <sup>(1)</sup>	CMPE29 <sup>(1)</sup>	CMPE28 <sup>(1)</sup>	CMPE27 <sup>(1)</sup>	CMPE26 <sup>(1)</sup>	CMPE25 <sup>(1)</sup>	CMPE24 <sup>(1)</sup>
22.40	R/W-0							
23:16	CMPE23 <sup>(1)</sup>	CMPE22 <sup>(1)</sup>	CMPE21 <sup>(1)</sup>	CMPE20 <sup>(1)</sup>	CMPE19 <sup>(1)</sup>	CMPE18	CMPE17	CMPE16
15.0	R/W-0							
15:8	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8
7.0	R/W-0							
7:0	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-0 CMPE31:CMPE0: ADC Digital Comparator 'x' Enable bits(2,3)

These bits enable conversion results corresponding to the Analog Input to be processed by the Digital Comparator. CMPE0 enables AN0, CMPE1 enables AN1, and so on.

- Note 1: This bit is not available on 64-pin devices.
  - 2: CMPEx = ANx, where 'x' = 0-31 (Digital Comparator inputs are limited to AN0 through AN31).
  - 3: Changing the bits in this register while the Digital Comparator is enabled (ENDCMP = 1) can result in unpredictable behavior.

### REGISTER 29-4: CIVEC: CAN INTERRUPT CODE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	-	_	-	1	-	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_	-	_	_
15:8	U-0	U-0	U-0	R-0	R-0	R-0	R-0	R-0
15.6	_	_	_			FILHIT<4:0>		
7:0	U-0	R-1	R-0	R-0	R-0	R-0	R-0	R-0
7.0	_			I	CODE<6:0> <sup>(1</sup>	)		

```
Legend:
```

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

### bit 31-13 Unimplemented: Read as '0'

bit 12-8 FILHIT<4:0>: Filter Hit Number bit

11111 = Filter 31 11110 = Filter 30

•

•

.

00001 = Filter 1 00000 = Filter 0

bit 7 Unimplemented: Read as '0'

bit 6-0 ICODE<6:0>: Interrupt Flag Code bits<sup>(1)</sup>

1001000-1111111 = Reserved

1001000 = Invalid message received (IVRIF)

1000111 = CAN module mode change (MODIF)

1000110 = CAN timestamp timer (CTMRIF)

1000101 = Bus bandwidth error (SERRIF)

1000100 = Address error interrupt (SERRIF)

1000011 = Receive FIFO overflow interrupt (RBOVIF)

1000010 = Wake-up interrupt (WAKIF)

1000001 = Error Interrupt (CERRIF)

1000000 = **No** interrupt

0100000-0111111 = Reserved

0011111 = FIFO31 Interrupt (CiFSTAT<31> set)

0011110 = FIFO30 Interrupt (CiFSTAT<30> set)

•

•

•

0000001 = FIFO1 Interrupt (CiFSTAT<1> set)

0000000 = FIFO0 Interrupt (CiFSTAT<0> set)

**Note 1:** These bits are only updated for enabled interrupts.

### REGISTER 29-9: CIRXMN: CAN ACCEPTANCE FILTER MASK 'n' REGISTER ('n' = 0-3)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				SID<1	0:3>			
23:16	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
23.10		SID<2:0>		_	MIDE	_	EID<	17:16>
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
13.6	:8 EID<15:8>							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				EID<7	7:0>			

### Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

1 = Include bit, SIDx, in filter comparison

0 = Bit SIDx is 'don't care' in filter operation

bit 20 Unimplemented: Read as '0'

bit 19 MIDE: Identifier Receive Mode bit

1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter

0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 Unimplemented: Read as '0'

bit 17-0 **EID<17:0>:** Extended Identifier bits

1 = Include bit, EIDx, in filter comparison

0 = Bit EIDx is 'don't care' in filter operation

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

### REGISTER 30-12: ETHRXWM: ETHERNET CONTROLLER RECEIVE WATERMARKS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	_	_	_	-	_	_	-	_			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23.10	RXFWM<7:0>										
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
15.6	_	_	_	_	_	_	_	_			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7.0				RXEW	M<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling Flow Control when automatic Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling Flow Control when automatic Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

**Note:** This register is only used for RX operations.

### REGISTER 30-37: EMAC1SA0: ETHERNET CONTROLLER MAC STATION ADDRESS 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31.24	_	_		_	_		_	_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	_	_		_	_		_	_		
15:8	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P		
13.6		STNADDR6<7:0>								
7:0	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P		
7.0				STNADDR5<	:7:0>					

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 STNADDR6<7:0>: Station Address Octet 6 bits

These bits hold the sixth transmitted octet of the station address.

bit 7-0 STNADDR5<7:0>: Station Address Octet 5 bits

These bits hold the fifth transmitted octet of the station address.

**Note 1:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

2: This register is loaded at reset from the factory preprogrammed station address.

<b>TABLE 34-2:</b>	ADEVCFG: ALTERNATE DEVICE CONFIGURATION WORD SUMMARY
IADLE 34-2.	ADEVCEG: ALTERNATE DEVICE CONFIGURATION WORD SUMMARY

ess		•								Bit	ts								60
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FF40	ADEVCFG3	31:16	_	FUSBIDIO	IOL1WAY	PMDL1WAY	PGL1WAY	_	FETHIO	FMIIEN	_	_	_	I	_	_	_	_	xxxx
FF40	ADEVOFGS	15:0								USERID	<15:0>								xxxx
FF44	ADEVCFG2	31:16		UPLLFSEL	_	_	_	_	_	_	_	_	_	_	_		_ODIV<2:0		xxxx
1144	ADE VOI GZ	15:0					LMULT<6:0	>			FPLLICLK		PLLRNG<2:0>		_		LIDIV<2:0>		xxxx
FF48	ADEVCFG1	31:16	FDMTEN			DMTCNT<4:0			FWDTWI		FWDTEN	WINDIS	WDTSPGM			WDTPS<4:0>			xxxx
1140		15:0	FCKS	SM<1:0>	_	_	_	OSCIOFNC	POSCM	OD<1:0>	IESO	FSOSCEN		INTV<2:0			OSC<2:0>		xxxx
FF4C	ADEVCFG0	31:16	_	EJTAGBEN	_	_	_	_	_	_	_		POSCBOOST		AIN<1:0>	SOSCBOOST	SOSCGA		xxxx
		15:0	SMCLR		BGPER<2:0	0>		FSLEEP	FECCC	DN<1:0>	_	BOOTISA	TRCEN	ICESE	L<1:0>	JTAGEN	DEBUG	G<1:0>	xxxx
FF50	ADEVCP3	31:16		_	_	_		_			_	_	_			_			xxxx
		15:0		_	_	_		_	_	_	_	_	_	_	_		_		XXXX
FF54	ADEVCP2	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
	_	15:0		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	XXXX
FF58	ADEVCP1	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
		15:0		_		_		_			_	_	_			_			XXXX
FF5C	ADEVCP0	31:16		_	_	CP	_	_			_	_	_	_	_	_	_		XXXX
		15:0		_		_		_			_	_	_			_			XXXX
FF60	ADEVSIGN3	31:16		_	_	_	_	_	_		_	_	_	_	_	_	_		XXXX
		15:0		_	_	_	_	_		_	_	_	_		_		_		XXXX
FF64	ADEVSIGN2	31:16 15:0		_	_	_	_	_			_	_	_	_	_	_	_		XXXX
				_	_	_	_	_		_	_	_	_	_	_	_	_		xxxx
FF68	ADEVSIGN1	31:16 15:0		_	_	_	_	_	_	_	_	_	_	_	_	_	_		xxxx
		31:16	<u> </u>	_	_	_		_				_				_			xxxx
FF6C	ADEVSIGN0	15:0			_	_							_			_	_		xxxx
lder		15.0		_							_	_				_			XXXX

**Legend:** x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

TABLE 37-40: ADC SAMPLE TIMES WITH CVD ENABLED

AC CHA	AC CHARACTERISTICS <sup>(2)</sup>			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				
Param. No.	Symbol	Characteristics	Min.	Typ. <sup>(1)</sup>	Max.	Units	Conditions	
AD60a	TSAMP	Sample Time for ADC7 (Class 2 and Class 3 Inputs) with the CVDEN bit (ADCCON1<11>) = 1	8 9 11 12 14 16 17	_	_	TAD	Source Impedance ≤ 200Ω CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	
			10 12 14 16 18 19 21	_	_	TAD	Source Impedance ≤ 500Ω CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	
			13 16 18 21 23 26 28	_	_	TAD	Source Impedance $\leq$ 1 KΩ CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	
			41 48 56 63 70 78 85	_	_	TAD	Source Impedance $\leq$ 5 KΩ CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111	

Note 1: These parameters are characterized, but not tested in manufacturing.

**<sup>2:</sup>** The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.

### 39.1 DC Characteristics

#### TABLE 39-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp. Range	Max. Frequency	0	
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices	Comment	
MDC5	2.1V-3.6V	-40°C to +85°C	252 MHz	_	

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

### TABLE 39-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

TABLE GO Z. BO OTHER COLLECTION OF ELECTRIC COLLECTION (IDS)									
DC CHARAC	CTERISTICS		(unless oth	perating Conditions: 2.1V to 3.6V erwise stated) emperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial					
Parameter No.	Typical <sup>(3)</sup>	Maximum <sup>(6)</sup>	Units	Conditions					
Operating C	Current (IDD) <sup>(1</sup>	)							
MDC27a	156	170	mA	252 MHz (Note 2)					
MDC27b	115	135	mA	252 MHz (Note 4,5)					

- **Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
  - 2: The test conditions for IDD measurements are as follows:
    - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
    - OSC2/CLKO is configured as an I/O input pin
    - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
    - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
    - L1 Cache and Prefetch modules are enabled
    - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
    - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
    - All I/O pins are configured as inputs and pulled to Vss
    - MCLR = VDD
    - CPU executing while(1) statement from Flash
    - · RTCC and JTAG are disabled
  - **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 4: This parameter is characterized, but not tested in manufacturing.
  - 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
  - **6:** Data in the "Maximum" column is at 3.3V, +85°C at specified operating frequency, unless otherwise stated. Parameters are for design guidance only and are not tested.

# APPENDIX A: MIGRATING FROM PIC32MX5XX/6XX/7XX TO PIC32MZ EF

This appendix provides an overview of considerations for migrating from PIC32MX5XX/6XX/7XX devices to the PIC32MZ EF family of devices. The code developed for PIC32MX5XX/6XX/7XX devices can be ported to PIC32MZ EF devices after making the appropriate changes outlined in the following sections.

The PIC32MZ EF devices are based on a new architecture, and feature many improvements and new capabilities over PIC32MX5XX/6XX/7XX devices.

### A.1 Oscillator and PLL Configuration

Because the maximum speed of the PIC32MZ EF family is greater, the configuration of the oscillator is different from prior PIC32MX5XX/6XX/7XX devices.

Table A-1 summarizes the differences (indicated by **Bold** type) between the family devices for the oscillator.

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Primary Oscillat	or Configuration
On PIC32MX devices, XT mode had to be selected if the input frequency was in the 3 MHz to 10 MHz range (4-10 for PLL), and HS mode had to be selected if the input frequency was in the 10 MHz to 20 MHz range.	On PIC32MZ EF devices, HS mode has a wider input frequency range (4 MHz to 12 MHz). The bit setting of '01' is Reserved.
POSCMOD<1:0> (DEVCFG1<9:8>)  11 = Primary Oscillator disabled  10 = HS Oscillator mode selected  01 = XT Oscillator mode selected  00 = External Clock mode selected	POSCMOD<1:0> (DEVCFG1<9:8>)  11 = Primary Oscillator disabled  10 = HS Oscillator mode selected  01 = Reserved  00 = External Clock mode selected
On PIC32MX devices, crystal mode could be selected with the HS or XT POSC setting, but an external oscillator could be fed into the OSC1/CLKI pin and the part would operate normally.	On PIC32MZ devices, this option is not available. External oscillator signals should only be fed into the OSC1/CLKI pin with the POSC set to EC mode.
Oscillator	Selection
On PIC32MX devices, clock selection choices are as follows:  FNOSC<2:0> (DEVCFG1<2:0>)  NOSC<2:0> (OSCCON<10:8>)  111 = FRCDIV  110 = FRCDIV16  101 = LPRC	On PIC32MZ EF devices, clock selection choices are as follows:  FNOSC<2:0> (DEVCFG1<2:0>)  NOSC<2:0> (OSCCON<10:8>)  111 = FRCDIV  110 = Reserved  101 = LPRC
100 = SOSC 011 = POSC with PLL module 010 = POSC (XT, HS, EC) 001 = FRCDIV+PLL 000 = FRC	100 = SOSC 011 = Reserved 010 = POSC (HS or EC) 001 = System PLL (SPLL) 000 = FRCDIV
COSC<2:0> (OSCCON<14:12>)  111 = FRC divided by FRCDIV  110 = FRC divided by 16  101 = LPRC  100 = SOSC  011 = POSC + PLL module	COSC<2:0> (OSCCON<14:12>)  111 = FRC divided by FRCDIV  110 = BFRC  101 = LPRC  100 = SOSC  011 = Reserved
010 = POSC 001 = FRCPLL 000 = FRC	010 = POSC 001 = System PLL 000 = FRC divided by FRCDIV