

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

tails	
oduct Status	Active
re Processor	MIPS32® M-Class
re Size	32-Bit Single-Core
eed	200MHz
nnectivity	Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
ripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
mber of I/O	46
ogram Memory Size	2MB (2M x 8)
gram Memory Type	FLASH
PROM Size	-
M Size	512K x 8
tage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
ta Converters	A/D 24x12b
cillator Type	Internal
erating Temperature	-40°C ~ 85°C (TA)
ounting Type	Surface Mount
ckage / Case	64-TQFP
pplier Device Package	64-TQFP (10x10)
chase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efg064-i-pi

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-1: ADC PINOUT I/O DESCRIPTIONS

	Pin Number						
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
AN0	16	25	A18	36	I	Analog	Analog Input Channels
AN1	15	24	A17	35	I	Analog	
AN2	14	23	A16	34	I	Analog	
AN3	13	22	A14	31	I	Analog	
AN4	12	21	A13	26	I	Analog	
AN5	23	34	B19	49	I	Analog	
AN6	24	35	A24	50	I	Analog	
AN7	27	41	A27	59	I	Analog	
AN8	28	42	B23	60	I	Analog	
AN9	29	43	A28	61	I	Analog	
AN10	30	44	B24	62	I	Analog	
AN11	10	16	В9	21	I	Analog	
AN12	6	12	В7	16	I	Analog	
AN13	5	11	A8	15	I	Analog	
AN14	4	10	B6	14	I	Analog	
AN15	3	5	A4	5	I	Analog	
AN16	2	4	B2	4	I	Analog	
AN17	1	3	A3	3	I	Analog	
AN18	64	100	A67	144	I	Analog	
AN19	_	9	A7	13	I	Analog	
AN20	_	8	B5	12	I	Analog	
AN21	_	7	A6	11	I	Analog	
AN22	_	6	В3	6	I	Analog	
AN23	_	1	A2	1	I	Analog	
AN24	_	17	A11	22	I	Analog	
AN25	_	18	B10	23	I	Analog	
AN26	_	19	A12	24	I	Analog	
AN27	_	28	B15	39	I	Analog	
AN28	_	29	A20	40	I	Analog	
AN29	_	38	B21	56	I	Analog	1
AN30	_	39	A26	57	I	Analog	1
AN31	_	40	B22	58	I	Analog	]
AN32	_	47	B27	69	I	Analog	1
AN33	_	48	A32	70	I	Analog	1
AN34	_	2	B1	2	I	Analog	1
AN35	_	_	A5	7	I	Analog	1
					•	•	

**Legend:** CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels

ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output

PPS = Peripheral Pin Select

P = Power I = Input

REGISTER 3-8: FEXR: FLOATING POINT EXCEPTIONS STATUS REGISTER; CP1 REGISTER 26

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31.24	_	_	_	_	_	_	_	_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	
							CAUS	E<5:4>	
	_	_		_	_	_	Е	V	
	R/W-x	R/W-x	R/W-x	U-0	U-0	U-0	U-0	U-0	
15:8		CAUSE	<3:0>						
	Z	0	U	I	_	_	_	_	
	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	U-0	U-0	
7:0				FLAGS<4:0>					
		V	Z	0	U	I		_	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-18 Unimplemented: Read as '0'

bit 17-12 CAUSE<5:0>: FPU Exception Cause bits

These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.

bit 16 V: Invalid Operation bit

bit 15 **Z:** Divide-by-Zero bit

bit 14 **O:** Overflow bit

bit 13 **U:** Underflow bit

bit 12 I: Inexact bit

bit 11-7 Unimplemented: Read as '0'

bit 6-2 FLAGS<4:0>: FPU Flags bits

These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.

bit 6 V: Invalid Operation bit

bit 4 Z: Divide-by-Zero bit

bit 4 O: Overflow bit

bit 3 U: Underflow bit

bit 2 I: Inexact bit

bit 1-0 Unimplemented: Read as '0'

TABLE 7-1: MIPS32 <sup>®</sup> M-CLASS MICROPROCESSOR CORE EXCEPTION TYPES (CONTINUED)
--

Exception Type (In Order of Priority)	Description	Branches to	Status Bits Set	Debug Bits Set	EXCCODE	XC32 Function Name
Instruction Validity Exceptions	An instruction could not be completed because it was not allowed to access the required resources (Coprocessor Unusable) or was illegal (Reserved Instruction). If both exceptions occur on the same instruction, the Coprocessor Unusable Exception takes priority over the Reserved Instruction Exception.	EBASE+0x180	EXL	_	0x0A or 0x0B	_general_exception_handler
Execute Exception	An instruction-based exception occurred: Integer overflow, trap, system call, breakpoint, floating point, or DSP ASE state disabled exception.	EBASE+0x180	EXL	_	0x08-0x0C	_general_exception_handler
Tr	Execution of a trap (when trap condition is true).	EBASE+0x180	EXL	_	0x0D	_general_exception_handler
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).	0xBFC0_0480	_	DDBL or DDBS	_	_
WATCH	A reference to an address that is in one of the Watch registers (data).	EBASE+0x180	EXL	_	0x17	_general_exception_handler
AdEL	Load address alignment error. User mode load reference to kernel address.	EBASE+0x180	EXL	_	0x04	_general_exception_handler
AdES	Store address alignment error. User mode store to kernel address.	EBASE+0x180	EXL	_	0x05	_general_exception_handler
TLBL	Load TLB miss or load TLB hit to page with V = 0.	EBASE+0x180	EXL	_	0x02	_general_exception_handler
TLBS	Store TLB miss or store TLB hit to page with V = 0.	EBASE+0x180	EXL	_	0x03	_general_exception_handler
DBE	Load or store bus error.	EBASE+0x180	EXL	_	0x07	_general_exception_handler
DDBL	EJTAG data hardware breakpoint matched in load data compare.	0xBFC0_0480	_	DDBL	_	_
CBrk	EJTAG complex breakpoint.	0xBFC0_0480	_	DIBIMPR, DDBLIMPR, and/or DDBSIMPR	_	_
		Lowest Priority	<del></del>			

# REGISTER 7-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER (CONTINUED)

```
bit 12-10 IP1<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 9-8
          IS1<1:0>: Interrupt Subpriority bits
          11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
bit 7-5
          Unimplemented: Read as '0'
bit 4-2
          IP0<2:0>: Interrupt Priority bits
           111 = Interrupt priority is 7
           010 = Interrupt priority is 2
           001 = Interrupt priority is 1
           000 = Interrupt is disabled
bit 1-0
          ISO<1:0>: Interrupt Subpriority bits
           11 = Interrupt subpriority is 3
           10 = Interrupt subpriority is 2
           01 = Interrupt subpriority is 1
           00 = Interrupt subpriority is 0
```

**Note:** This register represents a generic definition of the IPCx register. Refer to Table 7-2 for the exact bit definitions.

ത
Õ
0
0
0
$\rightarrow$
ω
N
0
Ö
<u>.</u>
ñ
Œ
_
7
'n
•

<b>TABLE 10-3</b> :	DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (	CONTINUED)	

sse										Bit	s								
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1/10	DCH5DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
14710		15:0								CHDPTR	<15:0>			1					0000
14B0	DCH5CSIZ	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
		15:0 CHCSIZ<15:0>											0000						
14C0	DCH5CPTR	31:16											_	0000					
		15:0 CHCPTR<15:0>										0000							
14D0	DCH5DAT	31:16 — — — — — — — — — — — — — — — — — —										_	0000						
		15:0								CHPDAT	<15:0>							1	0000
14E0	DCH6CON	31:16				CHPIG	N<7:0>								_			_	0000
		15:0	CHBUSY		CHPIGNEN		CHPATLEN			CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	RI<1:0>	0000
14F0	DCH6ECON		31:16 —									1	00FF						
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	-			FF00
1500	DCH6INT	31:16			_		_		_		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
1510	DCH6SSA	31:16	CHSSA<31:0>																
		15:0	000											_					
1520	DCH6DSA	31:16 15:0	- CHDSA<31:0>										0000						
1520	DCH6SSIZ	31:16		_	_	_		_	_	_	I	_		1	_		1	_	0000
1330	DCI 103312	15:0								CHSSIZ	<15:0>								0000
1540	DCH6DSIZ	31:16	_		_		_		_	_	_	_	_	_	_	_	_	_	0000
1340	DOI IODOIZ	15:0								CHDSIZ-	<15:0>								0000
1550	DCH6SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1000		15:0					1		I	CHSPTR	<15:0>	1			1	•		1	0000
1560	DCH6DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
.000	201.021 111	15:0							1	CHDPTR	<15:0>	ı			ı				0000
1570	DCH6CSIZ	31:16			_		_		_	_	_	_	_	_	_	_	_	_	0000
		15:0							1	CHCSIZ	<15:0>	ı			ı				0000
1580	DCH6CPTR	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0								CHCPTR	<15:0>								0000
1590	DCH6DAT	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0								CHPDAT	<15:0>	1	-		1	1			0000
15A0	DCH7CON	31:16					N<7:0>		ı		_	_	_	_	_	_	_	_	0000
	2	15:0	CHBUSY		CHPIGNEN		CHPATLEN	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	RI<1:0>	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

# REGISTER 10-14: DCHxSPTR: DMA CHANNEL x SOURCE POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	_		_	_			_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	_	_	-	_	_	_	-	_			
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	CHSPTR<15:8>										
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0				CHSPTF	R<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHSPTR<15:0>: Channel Source Pointer bits

111111111111111 = Points to byte 65,535 of the source

•

0000000000000000 = Points to byte 1 of the source 000000000000000 = Points to byte 0 of the source

**Note:** When in Pattern Detect mode, this register is reset on a pattern detect.

# REGISTER 10-15: DCHxDPTR: DMA CHANNEL x DESTINATION POINTER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31:24		_	_	_	_		_	_			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
		_	_	_	_		_	_			
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	CHDPTR<15:8>										
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
7:0				CHDPTF	R<7:0>						

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 CHDPTR<15:0>: Channel Destination Pointer bits

111111111111111 = Points to byte 65,535 of the destination

•

•

0000000000000000 = Points to byte 1 of the destination 0000000000000000 = Points to byte 0 of the destination

REGISTER 12-3: CNCONx: CHANGE NOTICE CONTROL FOR PORTX REGISTER (x = A - K)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_			_		_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	_	_	_	_	_
45.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
15:8	ON	_	_	_	EDGEDETECT	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	_	_	_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 ON: Change Notice (CN) Control ON bit

1 = CN is enabled 0 = CN is disabled

bit 14-12 Unimplemented: Read as '0'

bit 11 EDGEDETECT: Change Notification Style bit

1 = Edge Style. Detect edge transitions (CNFx used for CN Event).

0 = Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event).

bit 10-0 Unimplemented: Read as '0'

# REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9) (CONTINUED)

bit 2 Unimplemented: Read as '0'

bit 1 TCS: Timer Clock Source Select bit<sup>(1)</sup>

1 = External clock from TxCK pin

0 = Internal peripheral clock

bit 0 **Unimplemented:** Read as '0'

- **Note 1:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
  - 2: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.
  - **3:** This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

# REGISTER 15-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
				PSINTV<	:31:24>						
23:16	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
	PSINTV<23:16>										
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	PSINTV<15:8>										
7.0	R-0	R-0	R-0	R-0	R-0	R-y	R-y	R-y			
7:0				PSINTV	<7:0>						

Legend:		y = Value set from Co	onfiguration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 **PSINTV<31:0>:** DMT Window Interval Configuration Status bits

This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

The timer source for each Input Capture module depends on the setting of the ICACLK bit in the CFGCON register. The available configurations are shown in Table 17-1.

TABLE 17-1: TIMER SOURCE CONFIGURATIONS

Input Capture Module	Timerx	Timery							
ICACLK (CFGCON<17>) = 0									
IC1	Timer2	Timer3							
•	•	•							
•	•	•							
•	•	•							
IC9	Timer2	Timer3							
ICACLK (CFGCON<17>) = 1									
IC1	Timer4	Timer5							
IC2	Timer4	Timer5							
IC3	Timer4	Timer5							
IC4	Timer2	Timer3							
IC5	Timer2	Timer3							
IC6	Timer2	Timer3							
IC7	Timer6	Timer7							
IC8	Timer6	Timer7							
IC9	Timer6	Timer7							

# 19.1 SPI Control Registers

# TABLE 19-1: SPI1 THROUGH SPI6 REGISTER MAP

ess		•								Bit	ts								
Virtual Address (BF82_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	FI	RMCNT<2:0	)>	MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
1000	SPITCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	EL<1:0>	0000
1010	SPI1STAT	31:16		_	_			BUFELM<4:	0>		_	_	_		TXI	BUFELM<4	1:0>		0000
1010	01 1101741	15:0		_	_	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	8000
1020	SPI1BUF	31:16 15:0	DATA<31:0>								0000								
	0014000	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1030	SPI1BRG	15:0	_	_	_						В	RG<12:0>							0000
		31:16	_	_	_		_	_	_	_	_	_	_	_	_	_	_	_	0000
1040	SPI1CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMC	D<1:0>	0000
4000	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	Fi	RMCNT<2:0	)>	MCLKSEL	_	_	_	_		SPIFE	ENHBUF	0000
1200	SPIZCON	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE	L<1:0>	SRXISE	L<1:0>	0000
1210	SPI2STAT	31:16		_	_		RXE	BUFELM<4:	0>			_	_		TXI	BUFELM<4	1:0>		0000
1210	31 123 TAT	15:0	_	_	_	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	8000
1220	SPI2BUF	31:16 15:0								DATA<	31:0>								0000
1000	SPI2BRG	31:16	_		_	1	_	1	1	1	1	_	_	_		1	_	1	0000
1230	SFIZDING	15:0		_	_		_	-						BRG<8:0>					0000
		31:16		_	_	_	_		_	_	_	_	_	_	_		_	_	0000
1240	SPI2CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	-	AUDMC	D<1:0>	0000
1400	SPI3CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW		RMCNT<2:0		MCLKSEL	_	_	_	_	_	SPIFE	ENHBUF	0000
1400	01 100014	15:0	ON	_	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	DISSDI	STXISE		SRXISE	EL<1:0>	0000
1410	SPI3STAT	31:16	_	_	_			BUFELM<4:	0>		_	_	_			BUFELM<4		1	0000
1410	01 100 17 11	15:0	_	_	_	FRMERR	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	0008
1420	SPI3BUF	31:16 15:0								DATA<	31:0>								0000
1420	SPI3BRG	31:16	_	_	_		_	_	_		_	_	_	_	_	_	_	_	0000
1430	SFISERG	15:0	_	_	_	I	_	1	_					BRG<8:0>					0000
		31:16	_	_	_	_	_	1	_		_	_	_	_	_	_	_		0000
1440	SPI3CON2	15:0	SPI SGNEXT	_	_	FRM ERREN	SPI ROVEN	SPI TUREN	IGNROV	IGNTUR	AUDEN	_	_	_	AUD MONO	_	AUDMC	)D<1:0>	0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except SPIxBUF have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 20-6: SQI1CMDTHR: SQI COMMAND THRESHOLD REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	_	_	_	-	_	-	_	_		
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	_	_	_	_	_	_	_		
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8		_	_		TXCMDTHR<4:0>					
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	_	_	_	RXCMDTHR<4:0>(1)						

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value at POR	'1' = Rit is set	'0' = Bit is cleared	x = Rit is unknown	

# bit 31-13 Unimplemented: Read as '0'

### bit 12-8 TXCMDTHR<4:0>: Transmit Command Threshold bits

In transmit initiation mode, the SQI module performs a transmit operation when transmit command threshold bytes are present in the TX FIFO. These bits should usually be set to '1' for normal Flash commands, and set to a higher value for page programming. For 16-bit mode, the value should be a multiple of 2.

# bit 7-5 Unimplemented: Read as '0'

## bit 4-0 RXCMDTHR<4:0>: Receive Command Threshold bits<sup>(1)</sup>

In receive initiation mode, the SQI module attempts to perform receive operations to fetch the receive command threshold number of bytes in the receive buffer. If space for these bytes is not present in the FIFO, the SQI will not initiate a transfer. For 16-bit mode, the value should be a multiple of 2.


If software performs any reads, thereby reducing the FIFO count, hardware would initiate a receive transfer to make the FIFO count equal to the value in these bits. If software would not like any more words latched into the FIFO, command initiation mode needs to be changed to Idle before any FIFO reads by software.

In the case of Boot/XIP mode, the SQI module will use the System Bus burst size, instead of the receive command threshold value.


Note 1: These bits should only be programmed when a receive is not active (i.e., during Idle mode or a transmit).

Figure 22-2 and Figure 22-3 illustrate the typical receive and transmit timing for the UART module.









# 26.2 Crypto Engine Buffer Descriptors

Host software creates a linked list of buffer descriptors and the hardware updates them. Table 26-3 provides a list of the Crypto Engine buffer descriptors, followed by format descriptions of each buffer descriptor (see Figure 26-2 through Figure 26-9).

TABLE 26-3: CRYPTO ENGINE BUFFER DESCRIPTORS

Name (see Note 1)		Bit 31/2315/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
BD_CTRL	31:24	DESC_EN	_	(	CRY_MODE<2:0	>	_	_	_					
	23:16	_	SA_FETCH_EN	_	_	LAST_BD	LIFM	PKT_INT_EN	CBD_INT_EN					
	15:8				BD_BUFLEN	<15:8>		•						
	7:0		BD_BUFLEN<7:0>											
BD_SA_ADDR	31:24				BD_SAADDR	<31:24>								
	23:16		BD_SAADDR<23:16>											
	15:8	BD_SAADDR<15:8>												
	7:0	BD_SAADR<7:0>												
BD_SCRADDR	31:24				BD_SRCADDR	R<31:24>								
	23:16				BD_SRCADDR	R<23:16>								
	15:8				BD_SRCADDI	R<15:8>								
	7:0		BD_SRCADDR<7:0>											
BD_DSTADDR	31:24		BD_DSTADDR<31:24>											
	23:16		BD_DSTADDR<23:16>											
	15:8	BD_DSTADDR<15:8>												
	7:0				BD_DSTADD	R<7:0>								
BD_NXTPTR	31:24	BD_NXTADDR<31:24>												
	23:16		BD_NXTADDR<23:16>											
	15:8		BD_NXTADDR<15:8>											
	7:0				BD_NXTADD	R<7:0>								
BD_UPDPTR	31:24		BD_UPDADDR<31:24>											
	23:16				BD_UPDADDR	R<23:16>								
	15:8				BD_UPDADDI									
	7:0				BD_UPDADD									
BD_MSG_LEN	31:24				MSG_LENGTH									
	23:16				MSG_LENGTH	1<23:16>								
	15:8				MSG_LENGTI									
	7:0				MSG_LENGT									
BD_ENC_OFF	31:24				ENCR_OFFSE									
	23:16				ENCR_OFFSE									
	15:8				ENCR_OFFSE									
7:0 ENCR_OFFSET<7:0>														

Note 1: The buffer descriptor must be allocated in memory on a 64-bit boundary.

REGISTER 27-2: RNGCON: RANDOM NUMBER GENERATOR CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	_		-	_	-	-		_					
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	_	_	_	_	_	_	_	_					
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8	_	_	_	LOAD	TRNGMODE	CONT	PRNGEN	TRNGEN					
7.0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0					
7:0		PLEN<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12 LOAD: Device Select bit

This bit is self-clearing and is used to load the seed from the TRNG (i.e., the random value) as a seed to

the PRNG.

bit 11 TRNGMODE: TRNG Mode Selection bit

1 = Use ring oscillators with bias corrector

0 = Use ring oscillators with XOR tree

Note: Enabling this bit will generate numbers with a more even distribution of randomness.

bit 10 **CONT:** PRNG Number Shift Enable bit

1 = The PRNG random number is shifted every cycle

0 = The PRNG random number is shifted when the previous value is removed

bit 9 **PRNGEN:** PRNG Operation Enable bit

1 = PRNG operation is enabled

0 = PRNG operation is not enabled

bit 8 TRNGEN: TRNG Operation Enable bit

1 = TRNG operation is enabled

0 = TRNG operation is not enabled

bit 7-0 PLEN<7:0>: PRNG Polynomial Length bits

These bits contain the length of the polynomial used for the PRNG.

## REGISTER 28-8: ADCGIRQEN1: ADC GLOBAL INTERRUPT ENABLE REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04:04	R/W-0							
31:24	AGIEN31 <sup>(1)</sup>	AGIEN30 <sup>(1)</sup>	AGIEN29 <sup>(1)</sup>	AGIEN28 <sup>(1)</sup>	AGIEN27 <sup>(1)</sup>	AGIEN26 <sup>(1)</sup>	AGIEN25 <sup>(1)</sup>	AGIEN24 <sup>(1)</sup>
00:40	R/W-0							
23:16	AGIEN23 <sup>(1)</sup>	AGIEN22 <sup>(1)</sup>	AGIEN21 <sup>(1)</sup>	AGIEN20 <sup>(1)</sup>	AGIEN19 <sup>(1)</sup>	AGIEN18	AGIEN17	AGIEN16
45.0	R/W-0							
15:8	AGIEN15	AGIEN14	AGIEN13	AGIEN12	AGIEN11	AGIEN10	AGIEN9	AGIEN8
7.0	R/W-0							
7:0	AGIEN7	AGIEN6	AGIEN5	AGIEN4	AGIEN3	AGIEN2	AGIEN1	AGIEN0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

## bit 31-0 AGIEN31:AGIEN0: ADC Global Interrupt Enable bits

- 1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit ('x' = 31-0) of the ADCDSTAT1 register)
- 0 = Interrupts are disabled

Note 1: This bit is not available on 64-pin devices.

### REGISTER 28-9: ADCGIRQEN2: ADC GLOBAL INTERRUPT ENABLE REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0							
	_	_	_	-	_	-	_	_
00.40	U-0							
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	_	_	_	AGIEN44	AGIEN43	AGIEN42 <sup>(2)</sup>	AGIEN41 <sup>(2)</sup>	AGIEN40 <sup>(2)</sup>
7.0	R/W-0							
7:0	AGIEN39 <sup>(2)</sup>	AGIEN38 <sup>(2)</sup>	AGIEN37 <sup>(2)</sup>	AGIEN36 <sup>(2)</sup>	AGIEN35 <sup>(2)</sup>	AGIEN34 <sup>(1)</sup>	AGIEN33 <sup>(1)</sup>	AGIEN32 <sup>(1)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

# bit 12-0 AGIEN44:AGIEN32 ADC Global Interrupt Enable bits

- 1 = Interrupts are enabled for the selected analog input. The interrupt is generated after the converted data is ready (indicated by the ARDYx bit ('x' = 44-32) of the ADCDSTAT2 register)
- 0 = Interrupts are disabled
- Note 1: This bit is not available on 64-pin devices.
  - 2: This bit is not available on 64-pin and 100-pin devices.

# REGISTER 29-10: CIFLTCON0: CAN FILTER CONTROL REGISTER 0 (CONTINUED)

```
bit 15
            FLTEN1: Filter 1 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 14-13
            MSEL1<1:0>: Filter 1 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
bit 12-8
            FSEL1<4:0>: FIFO Selection bits
            11111 = Message matching filter is stored in FIFO buffer 31
            11110 = Message matching filter is stored in FIFO buffer 30
            00001 = Message matching filter is stored in FIFO buffer 1
            00000 = Message matching filter is stored in FIFO buffer 0
bit 7
            FLTEN0: Filter 0 Enable bit
            1 = Filter is enabled
            0 = Filter is disabled
bit 6-5
            MSEL0<1:0>: Filter 0 Mask Select bits
            11 = Acceptance Mask 3 selected
            10 = Acceptance Mask 2 selected
            01 = Acceptance Mask 1 selected
            00 = Acceptance Mask 0 selected
bit 4-0
            FSEL0<4:0>: FIFO Selection bits
            11111 = Message matching filter is stored in FIFO buffer 31
            11110 = Message matching filter is stored in FIFO buffer 30
            00001 = Message matching filter is stored in FIFO buffer 1
            00000 = Message matching filter is stored in FIFO buffer 0
```

Note: The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.


PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family
NOTES:

# DS60001320D-page 675


# 40.0 AC AND DC CHARACTERISTICS GRAPHS

Note: The graphs provided are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.






### **FIGURE 40-3: VOH - 8x DRIVER PINS**




PIC32MZ Embedded

Connectivity with Floating Point Unit (EF) Family

### **FIGURE 40-2: Vol – 4x DRIVER PINS**




**FIGURE 40-4: Vol – 8x DRIVER PINS** 



# 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	MIN	NOM	MAX		
Number of Pins	N		124		
Pitch	eT		0.50 BSC		
Pitch (Inner to outer terminal ring)	eR		0.50 BSC		
Overall Height	Α	0.80	0.85	0.90	
Standoff	A1	0.00	-	0.05	
Overall Width	Е		9.00 BSC		
Exposed Pad Width	E2	6.40	6.55	6.70	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	6.40	6.55	6.70	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.20	0.25	0.30	
Contact-to-Exposed Pad	K	0.20	-	-	

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-193A Sheet 2 of 2