

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

2 0 0 0 0 0	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	· ·
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efg124-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Big S         Z         Bit S         CHO         CHO </th <th>-</th> <th>_E 4-3: B</th> <th></th> <th colspan="11">FLASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY</th>	-	_E 4-3: B		FLASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY																
FF40       ABF2DEVCFG3       31:0       xx         FF44       ABF2DEVCFG3       31:0       xx         FF44       ABF2DEVCF60       31:0       xx         FF44       ABF2DEVCF60       31:0       xx         FF50       ABF2DEVCP2       31:0       xx         FF54       ABF2DEVCP2       31:0       xx         FF54       ABF2DEVCP1       31:0       xx         FF56       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF60       BF2DEVCFG3       31:0       xx         FF60       BF2DEVCP3       31:0       xx         FF60       BF2DEVCP1	SS										В	its								
FF44         ABF2DEVCFG2         31:0           FF46         ABF2DEVCFG3         31:0           FF50         ABF2DEVCFG3         31:0           FF54         ABF2DEVCF3         31:0           FF54         ABF2DEVCF1         31:0           FF56         ABF2DEVCF03         31:0           FF56         ABF2DEVCP1         31:0           FF56         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVCF62         31:0           FF60         BF2DEVCF63         31:0           FF60         BF2DEVCF61         31:0           FF60         BF2DEVCF1         31:0           FF60         BF2DEVCP1         31:0           FF60         BF2DEVCP1         31:0           FF60	Virtual Addre (BFC6_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FF48         ABF2DEVCFG1         31:0           FF44         ABF2DEVCFG3         31:0           FF54         ABF2DEVCP2         31:0           FF54         ABF2DEVCP2         31:0           FF56         ABF2DEVCP3         31:0           FF64         ABF2DEVCP63         31:0           FF64         ABF2DEVSIGN3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCF63         31:0           FF60 </td <td>FF40</td> <td>ABF2DEVCFG3</td> <td>31:0</td> <td></td> <td>xxxx</td>	FF40	ABF2DEVCFG3	31:0																	xxxx
F4C         AB72DEVCPG0         31:0           F750         AB72DEVCP2         31:0           F754         AB72DEVCP2         31:0           F758         AB72DEVCP2         31:0           F760         AB72DEVCP2         31:0           F760         AB72DEVSIGN3         31:0           F760         BF2DEVCPG3         31:0           F760         BF2DEVCP3         31:0           F760         BF2DEVCP3         31:0           F760         BF2DEVCP3         31:0           F760	FF44	ABF2DEVCFG2	31:0																	xxxx
FF60         ABF2DEVCP3         31:0	FF48	ABF2DEVCFG1	31:0																	xxxx
FF54         ABF2DEVCP2         31:0	FF4C	ABF2DEVCFG0	31:0														xxxx			
FF58         ABF2DEVCP1         31:0           FF56         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN2         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCP2         31:0           FF00         BF2DEVCP1         31:0           FF00         BF2DEVCP2         31:0           FF60         BF2DEVSIGN3         31:0           FF60	FF50	ABF2DEVCP3	31:0		xxxx															
FF62       ABF2DEVCP1       31:0       31:0         FF60       ABF2DEVSIGN3       31:0       31:0         FF64       ABF2DEVSIGN3       31:0       31:0         FF64       ABF2DEVSIGN3       31:0       31:0         FF66       ABF2DEVSIGN3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF62       BF2DEVCFG3       31:0       31:0         FF66       BF2DEVCFG3       31:0       31:0         FF66       BF2DEVCFG3       31:0       31:0         FF66       BF2DEVCFG3       31:0       31:0         FF66       BF2DEVCFG3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60	-	-	31:0		Note: See Table 34-2 for the bit descriptions.															
FF60         ABF2DEVSIGN3         31:0         31:0           FF64         ABF2DEVSIGN2         31:0         31:0           FF62         ABF2DEVSIGN0         31:0         31:0           FF60         BF2DEVCFG3         31:0         31:0           FF62         BF2DEVCFG0         31:0         31:0           FF62         BF2DEVCFG0         31:0         31:0           FF62         BF2DEVCFG0         31:0         31:0           FF60         BF2DEVCF03         31:0         31:0           FF60         BF2DEVCP1         31:0         31:0           FF60         BF2DEVCP2         31:0         31:0           FF60         BF2DEVCP1         31:0         31:0           FF60         BF2DEVCP0         31:0         31:0           FF60         BF2DEVSIGN2         31:0         31:0           FF60         BF2DEVSIGN1         31:0         31:0	FF58	ABF2DEVCP1	31:0							Note	. Oee lab	10 34-2 10		suptions.						xxxx
FF64       ABF2DEVSIGN2       31:0       31:0         FF68       ABF2DEVSIGN1       31:0       31:0         FF60       ABF2DEVSIGN0       31:0       31:0         FF60       BF2DEVCFG2       31:0       31:0         FF64       BF2DEVCFG0       31:0       31:0         FF60       BF2DEVCFG0       31:0       31:0         FF60       BF2DEVCF03       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVCP3       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60																				xxxx
FF68         ABF2DEVSIGN1         31:0         xxx           FF60         ABF2DEVSIGN0         31:0         xxx           FFC0         BF2DEVCFG3         31:0         xxx           FFC4         BF2DEVCFG1         31:0         xxx           FFC6         BF2DEVCFG0         31:0         xxx           FFC6         BF2DEVCFG2         31:0         xxx           FFC6         BF2DEVCF20         31:0         xxx           FFD0         BF2DEVCF22         31:0         xxx           FFD0         BF2DEVCP2         31:0         xxx           FFD0         BF2DEVCP2         31:0         xxx           FFE6         BF2DEVCP2         31:0         xxx           FFE6         BF2DEVCP3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN1         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           F																				xxxx
FF6C         ABF2DEVSIGN0         31:0         xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx			31:0		xxx xxx xxx xxx												xxxx			
FFC0         BF2DEVCFG3         31:0         xx           FFC4         BF2DEVCFG1         31:0         xx           FFC8         BF2DEVCFG1         31:0         xx           FFC0         BF2DEVCFG3         31:0         xx           FFD0         BF2DEVCP2         31:0         xx           FFD4         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP0         31:0         xx           FFE0         BF2DEVSIGN3         31:0         xx           FFE6         BF2DEVSIGN2         31:0         xx           FFE6         BF2DEVSIGN3         31:0         xx           FFE6         BF2DEVSIGN3         31:0         xx           FFE7         BF2DEVSIGN3         31:0         xx           FFE7         BF2DEVSIGN3         31:0         xx           FFF6         BF2DEVSIGN3         31:0         xx           FFF6         BF2DEVSIGN3         31:0         xx           FFF6         B																	xxxx			
FFC4         BF2DEVCFG2         31:0           FFC8         BF2DEVCFG0         31:0           FFC0         BF2DEVCP3         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP1         31:0           FFD0         BF2DEVCP1         31:0           FFE0         BF2DEVCP1         31:0           FFE0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN1         31:0           FFE7         BF2DEVSIGN0         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2SEQ3         31:16           FFE7         BF2SEQ2         31:16	FF6C	ABF2DEVSIGN0	31:0																	
FFC8         BF2DEVCFG1         31:0           FFC0         BF2DEVCP3         31:0           FFD4         BF2DEVCP2         31:0           FFD4         BF2DEVCP1         31:0           FFD6         BF2DEVCP2         31:0           FFD7         BF2DEVCP3         31:0           FFD8         BF2DEVCP1         31:0           FFD6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE7         BF2DEVSIGN0         31:0           FFF0         BF2SEQ3         31:16           FFF4         BF2SEQ2         31:16	FFC0	BF2DEVCFG3	31:0		XXXX												xxxx			
FFCC         BF2DEVCFG0         31:0           FFD0         BF2DEVCP2         31:0           FFD4         BF2DEVCP2         31:0           FFD5         BF2DEVCP1         31:0           FFD6         BF2DEVSIGN3         31:0           FFD7         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:16           FFF6         BF2DEVSIGN0         31:16           FFF4         BF2SEQ2         31:16			31:0														xxxx			
FFD0         BF2DEVCP3         31:0           FFD4         BF2DEVCP2         31:0           FFD8         BF2DEVCP1         31:0           FFD0         BF2DEVCP0         31:0           FFE0         BF2DEVCP0         31:0           FFE4         BF2DEVSIGN3         31:0           FFE8         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE7         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:16           FFF6         BF2SEQ3         31:16           TSEQ<15:0>         x2           TSEQ<15:0>         x2           FFF4         BF2SEQ2         31:16			31:0																	xxxx
FFD4         BF2DEVCP2         31:0           FFD8         BF2DEVCP1         31:0           FFD0         BF2DEVCP0         31:0           FFE0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE7         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:16           FFF6         BF2SEQ3         31:16           TSEQ<15:0>         x2           FFF4         BF2SEQ2         31:16			31:0																	xxxx
FFD8         BF2DEVCP1         31:0           FFD0         BF2DEVCP0         31:0           FFE0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2DEVSIGN0         31:0           FFF0         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2SEQ3         31:16           TSEQ<15:0>         xx           FFF4         BF2SEQ2         31:16																				xxxx
FFD8       BF2DEVCP1       31:0         FFD0       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN1       31:0         FFE6       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN1       31:0         FFE6       BF2DEVSIGN0       31:0         FFE6       BF2DEVSIGN0       31:0         FFF6       BF2DEVSIGN0       31:16         CSEQ<15:0>         TSEQ<15:0>       x2         TSEQ<15:0>										Note	• See Tab	le 34-1 for	the hit des	criptions						xxxx
FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16         FFF4       BF2SEQ2       31:16       CSEQ<15:0>         FFF4       BF2SEQ2       31:16														suptiono.						XXXX
FFE4         BF2DEVSIGN2         31:0           FFE8         BF2DEVSIGN1         31:0           FFE0         BF2DEVSIGN0         31:0           FFF0         BF2SEQ3         31:16           FFF4         BF2SEQ2         31:16         CSEQ<15:0>           FFF4         BF2SEQ2         31:16																				xxxx
FFE8         BF2DEVSIGN1         31:0         xx           FFEC         BF2DEVSIGN0         31:0         xx           FFF0         BF2SEQ3         31:16         CSEQ<15:0>         xx           FFF4         BF2SEQ2         31:16																				xxxx
FFEC         BF2DEVSIGN0         31:0         xx           FFF0         BF2SEQ3         31:16         CSEQ<15:0>         xx           FFF4         BF2SEQ2         31:16         -         >         >																				xxxx
FFF0     BF2SEQ3     31:16     CSEQ<15:0>     xx       FFF4     BF2SEQ2     31:16      xx       FFF4     BF2SEQ2     31:16      xx       FFF4     BF2SEQ2     31:16       xx																				xxxx
FFF0     BF2SEQ3     TSEQ<15:0>     xx       FFF4     BF2SEQ2     31:16     -     -     -     -     -     -     -     -     xx	FFEC	BF2DEVSIGN0																		xxxx
Image: https://www.image: https://wwwwwwww.image: https://www.image: https://www.image: https://www.image: https://www.image: https://www.image: https://www.image: https://wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	FFFO	BE2SE03																		xxxx
FFF4 BF2SEQ2		5.202.00	15:0		TSEQ<15:0> xxxx															
	EEE4	BE2SEO2	31:16	_	-	-	—	—	—	—	-	_	-	_	-	—	_	—	_	xxxx
	1114		15:0	—	—	—	—	—	—	—	_	—	—	—	—	—	—	_	—	xxxx

\_

|

\_

\_

\_

Ι

\_

\_

\_

—

\_

\_

\_

\_

\_

|

\_

\_

\_

Ι

—

\_

#### TABLE 4-3: BOOT FLASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY

Legend: 

\_

Ι

\_

\_

31:16

15:0

31:16

15:0

FFF8 BF2SEQ1

FFFC BF2SEQ0

\_

\_

—

\_

\_

\_

\_

\_

\_

Ι

—

\_

\_

\_

\_

\_

—

|

\_

\_

xxxx

xxxx

xxxx

xxxx

\_

|

—

\_

\_

\_

—

\_

\_

|

\_

\_

\_

Ι

\_

\_

#### **TABLE 7-3**: **INTERRUPT REGISTER MAP (CONTINUED)**

ress t)	<b>b</b> -	е					·			Bi	ts								s
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF092 <sup>(2)</sup>	31:16	—	-	_	—	_	-	—	—	_	—	—	—	—	_	VOFF<	17:16>	0000
0660	OFF092 7	15:0								VOFF<15:1>								—	0000
0684	OFF093 <sup>(2)</sup>	31:16	_		—	_	_		_	_	—	_	_	_	—		VOFF<	17:16>	0000
0004	011035	15:0	VOFF<15:1>											—	0000				
0688	OFF094 <sup>(2,4)</sup>	31:16	16 VOFF<1											17:16>	0000				
0000	011034	15:0 VOFF<15:1>											—	0000					
OGRC	OFF095 <sup>(2,4)</sup>	31:16	—	-	—	—	_	-	—	_	_	—	—	—	—	-	VOFF<	17:16>	0000
OODC	011035	15:0							-	VOFF<15:1>		-	-	-			-	—	0000
0600	OFF096 <sup>(2,4)</sup>	31:16	—	_	—	—	—	_	—		_	—	—	—	—	—	VOFF<	17:16>	0000
0000	011030	15:0								VOFF<15:1>								—	0000
06C4	OFF097 <sup>(2,4)</sup>	31:16	—	_	—	—	—	_	—		_	—	—	—	—	—	VOFF<	17:16>	0000
0004	011037	15:0 VOFF<15:1>										—	0000						
0608	28 OFF098 <sup>(2,4)</sup>								VOFF<	17:16>	0000								
0000	011030	15:0								VOFF<15:1>								—	0000
0600	OFF099 <sup>(2,4)</sup>	31:16	—	—	—	—	—	—	—	—	—	_	—	—	—	_	VOFF<	17:16>	0000
0000	011033	15:0							-	VOFF<15:1>		-	-	-			-	—	0000
06D0	OFF100 <sup>(2,4)</sup>	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	_	VOFF<	17:16>	0000
0000	011100	15:0								VOFF<15:1>								—	0000
06D4	OFF101 <sup>(2,4)</sup>	31:16	—	—	—	—	—	—	—	—	—	_	—	—	—	_	VOFF<	17:16>	0000
0004		15:0								VOFF<15:1>							-	—	0000
06D8	OFF102	31:16	—	—	—	—	—	—	—	—	—	_	—	—	—	—	VOFF<	17:16>	0000
0020	011102	15:0								VOFF<15:1>								—	0000
06DC	OFF103	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0000	011103	15:0								VOFF<15:1>								—	0000
06E0	OFF104	31:16	—	—	—	—		—		—	—	_	_		—	_	VOFF<	17:16>	0000
0020	011104	15:0							-	VOFF<15:1>		-	-	-			-	—	0000
06F4	OFF105	31:16	_	_	—	—	—	_	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0024		15:0								VOFF<15:1>								—	0000
0658	OFF106	31:16	—	_	-	—	_	_	—	_	_		—		—	—	VOFF<	17:16>	0000
0020		15:0								VOFF<15:1>								_	0000

© 2015-2016 Microchip Technology Inc.

DS60001320D-page 137

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

This bit or register is not available on devices without a CAN module. 3:

4: This bit or register is not available on 100-pin devices.

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:

Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices. 6:

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

#### REGISTER 8-3: SPLLCON: SYSTEM PLL CONTROL REGISTER

bit 10-8 PLLIDIV<2:0>: System PLL Input Clock Divider bits

- 111 =Divide by 8
- 110 = Divide by 7
- 101 =Divide by 6
- 100 =Divide by 5
- 011 = Divide by 4
- 010 = Divide by 3
- 001 = Divide by 2
- 000 = Divide by 1

The default setting is specified by the FPLLIDIV<2:0> Configuration bits in the DEVCFG2 register. If the PLLICLK is set for FRC, this setting is ignored by the PLL and the divider is set for Divide-by-1. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

- bit 7 PLLICLK: System PLL Input Clock Source bit
  - 1 = FRC is selected as the input to the System PLL
  - 0 = Posc is selected as the input to the System PLL
     The POR default is specified by the FPLLICLK Configuration bit in the DEVCFG2 register. Refer to
     Register 34-5 in Section 34.0 "Special Features" for information.
- bit 6-3 Unimplemented: Read as '0'

#### bit 2-0 PLLRANGE<2:0>: System PLL Frequency Range Selection bits

111 = Reserved 110 = Reserved 101 = 34-64 MHz 100 = 21-42 MHz 011 = 13-26 MHz 010 = 8-16 MHz 001 = 5-10 MHz 000 = Bypass The default setting

The default setting is specified by the FPLLRNG<2:0> Configuration bits in the DEVCFG2 register. Refer to Register 34-5 in **Section 34.0** "**Special Features**" for information.

- Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.
  - 2: Writes to this register are not allowed if the SPLL is selected as a clock source (COSC<2:0> = 001).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	_	-	—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	_	-	_		—	_
45.0	R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
15:8	ON	_		_	EDGEDETECT	_	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_						

#### REGISTER 12-3: CNCONX: CHANGE NOTICE CONTROL FOR PORTX REGISTER (X = A - K)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

bit 15 **ON:** Change Notice (CN) Control ON bit

1 = CN is enabled

0 = CN is disabled

#### bit 14-12 Unimplemented: Read as '0'

- bit 11 EDGEDETECT: Change Notification Style bit
  - 1 = Edge Style. Detect edge transitions (CNFx used for CN Event).
  - 0 = Mismatch Style. Detect change from last PORTx read (CNSTATx used for CN Event).
- bit 10-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
31:24	TXDATA<31:24>												
22.10	R/W-0	R/W-0 R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
23:16	TXDATA<23:16>												
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8				TXDATA	<15:8>								
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
7:0	TXDATA<7:0>												

#### REGISTER 20-10: SQI1TXDATA: SQI TRANSMIT DATA BUFFER REGISTER

L	_egend:			
F	R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 TXDATA<31:0>: Transmit Command Data bits

Data is loaded into this register before being transmitted. Prior to the data transfer, the data in TXDATA is loaded into the shift register (SFDR).

Multiple writes to TXDATA can occur while a transfer is in progress. There can be a maximum of eight commands that can be queued.

#### REGISTER 20-11: SQI1RXDATA: SQI RECEIVE DATA BUFFER REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
31:24		RXDATA<31:24>										
22.10	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
23:16	RXDATA<23:16>											
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8				RXDATA	<15:8>							
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0	RXDATA<7:0>											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-0 RXDATA<31:0>: Receive Data Buffer bits

At the end of a data transfer, the data in the shift register is loaded into the RXDATA register. This register works like a FIFO. The depth of the receive buffer is eight words.

# 23.1 PMP Control Registers

#### TABLE 23-1: PARALLEL MASTER PORT REGISTER MAP

ess		ő		Bits									\$						
Virtual Address (BF82_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	PMCON	31:16		—	—		—	—	—		RDSTART		—		_		DUALBUF	_	0000
LUUU	FINCON	15:0	ON	—	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF	<1:0>	ALP	CS2P	CS1P		WRSP	RDSP	0000
E010	PMMODE	31:16	_	—	—	_	—	—		_		—	—	—	—	_	—	_	0000
2010	_	15:0	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>	WAITE	3<1:0>		WAITN	/<3:0>		WAITE	<1:0>	0000
		31:16	_	—	—	—		—	—	—	—	—	—	—	—	—	—	_	0000
E020	PMADDR	15:0	CS2	CS1							ADDR	<13.0>							0000
			ADDR15	ADDR14				-											0000
E030	PMDOUT	31:16	_	—	—	—	_	—	—	—		—	—	—	—	—	—	_	0000
		15:0		DATAOUT<15:0>									0000						
E040	PMDIN	31:16 15:0	—	—	_	_		_	_		-	—	_	—	—	—	—	_	0000
		31:16								DATAI	l<15:0>								0000
E050	PMAEN	15:0	-	_	—	_	_	—	_			_	—	—	—		—	_	
											<15:0>								0000
E060	PMSTAT	31:16 15:0	IBF	— IBOV	_	_	IB3F	IB2F	IB1F	IB0F				_	OB3E	— OB2E	— OB1E		0000
		31:16		<u>іво</u> у			івэг —											<u></u>	008F
E070	PMWADDR	51.10	WCS2	WCS1					_		_						_		0000
2070		15:0										0000							
		31:16				_		_	_	_		<13:0>	_	_	_	_	_	_	0000
E090	PMRADDR	51.10	RCS2	RCS1													_		0000
E080	FINIKADDR	15:0		RADDR14							RADDF								0000
		31:16	31:16			_	_					<13:0>		_		_		_	0000
E090	PMRDIN					_		_				-		_			_	_	
		15:0	15:0	15:0 RDATAIN<15:0> 0000															

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	_		_	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—						_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	_		_	—
7.0	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	SWAPOEN	SWRST	SWAPEN			BDPCHST	BDPPLEN	DMAEN

#### REGISTER 26-2: CECON: CRYPTO ENGINE CONTROL REGISTER

Legend:		HC = Hardware Cleare	d
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

- bit 7 SWAPOEN: Swap Output Data Enable bit
  - 1 = Output data is byte swapped when written by dedicated DMA
  - 0 = Output data is not byte swapped when written by dedicated DMA
- bit 6 SWRST: Software Reset bit
  - 1 = Initiate a software reset of the Crypto Engine
  - 0 = Normal operation
- bit 5 **SWAPEN:** Input Data Swap Enable bit
  - 1 = Input data is byte swapped when read by dedicated DMA
  - 0 = Input data is not byte swapped when read by dedicated DMA
- bit 4-3 Unimplemented: Read as '0'

#### bit 2 BDPCHST: Buffer Descriptor Processor (BDP) Fetch Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

- 1 = BDP descriptor fetch is enabled
- 0 = BDP descriptor fetch is disabled

#### bit 1 **BDPPLEN:** Buffer Descriptor Processor Poll Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

- 1 = Poll for descriptor until valid bit is set
- 0 = Do not poll

#### bit 0 DMAEN: DMA Enable bit

- 1 = Crypto Engine DMA is enabled
- 0 = Crypto Engine DMA is disabled

#### TABLE 28-1: ADC REGISTER MAP (CONTINUED)

es		0								Bit	s								s
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	ADCDATA32 <sup>(1)</sup>	31:16								DATA<	1:16>								0000
		15:0		DATA<15:0> 0000															
B284	ADCDATA33 <sup>(1)</sup>	31:16								DATA<	1:16>								0000
		15:0								DATA<	15:0>								0000
B288	ADCDATA34 <sup>(1)</sup>	31:16								DATA<	1:16>								0000
		15:0								DATA<	15:0>								0000
B28C	ADCDATA35 <sup>(2)</sup>	31:16								DATA<									0000
		15:0								DATA<									0000
B290	ADCDATA36 <sup>(2)</sup>	31:16								DATA<									0000
	(2)	15:0								DATA<									0000
B294	ADCDATA37 <sup>(2)</sup>	31:16								DATA<									0000
	(0)	15:0								DATA<									0000
B298	ADCDATA38 <sup>(2)</sup>	31:16								DATA<									0000
	(2)	15:0								DATA<									0000
B29C	ADCDATA39 <sup>(2)</sup>									DATA<									0000
		15:0								DATA<									0000
B2A0	ADCDATA40 <sup>(2)</sup>	31:16								DATA<									0000
DO A A	ADCDATA41(2)	15:0								DATA<									0000
BZA4	ADCDATA411-	31:16								DATA< DATA<									0000
DOAD	ADCDATA42 <sup>(2)</sup>	15:0 31:16								DATA<									0000
DZA0	ADCDATA42	15:0								DATA< DATA<									0000
BOAC	ADCDATA43	31:16								DATA<									0000
DZAC	ADODA1A43	15:0								DATA<									0000
B2B0	ADCDATA44	31:16								DATA<									0000
0200		15:0								DATA<									0000

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

Note

#### **REGISTER 28-16:** ADCFLTRx: ADC DIGITAL FILTER 'x' REGISTER ('x' = 1 THROUGH 6)

- bit 24 AFRDY: Digital Filter 'x' Data Ready Status bit
  - 1 = Data is ready in the FLTRDATA<15:0> bits

0 = Data is not ready

- **Note:** This bit is cleared by reading the FLTRDATA<15:0> bits or by disabling the Digital Filter module (by setting AFEN to '0').
- bit 23-21 Unimplemented: Read as '0'

#### bit 20-16 CHNLID<4:0>: Digital Filter Analog Input Selection bits

These bits specify the analog input to be used as the oversampling filter data source.

```
11111 = Reserved

01100 = Reserved

01011 = AN11

00010 = AN2

00001 = AN1

00000 = AN0
```

**Note:** Only the first 12 analog inputs, Class 1 (AN0-AN11) and Class 2 (AN5-AN11), can use a digital filter.

#### bit 15-0 FLTRDATA<15:0>: Digital Filter 'x' Data Output Value bits

The filter output data is as per the fractional format set in the FRACT bit (ADCCON1<23>). The FRACT bit should not be changed while the filter is enabled. Changing the state of the FRACT bit after the operation of the filter ended will not update the value of the FLTRDATA<15:0> bits to reflect the new format.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24	— — — — WKUPCLKCNT<3:0>								
00.40	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	WKIEN7	—	—	WKIEN4	WKIEN3	WKIEN2	WKIEN1	WKIEN0	
45.0	R-0, HS, HC	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	R-0, HS, HC	
15:8	WKRDY7	—	—	WKRDY4	WKRDY3	WKRDY2	WKRDY1	WKRDY0	
7.0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	ANEN7	_	_	ANEN4	ANEN3	ANEN2	ANEN1	ANEN0	

#### REGISTER 28-32: ADCANCON: ADC ANALOG WARM-UP CONTROL REGISTER

Legend:	HS = Hardware Set	HC = Hardware Cleared					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared $x = Bit is unknown$					

#### bit 31-28 Unimplemented: Read as '0'

#### bit 27-24 WKUPCLKCNT<3:0>: Wake-up Clock Count bits

These bits represent the number of ADC clocks required to warm-up the ADC module before it can perform conversion. Although the clocks are specific to each ADC, the WKUPCLKCNT bit is common to all ADC modules.

 $1111 = 2^{15} = 32.768$  clocks  $0110 = 2^6 = 64$  clocks  $0101 = 2^5 = 32$  clocks  $0100 = 2^4 = 16$  clocks  $0011 = 2^4 = 16$  clocks  $0010 = 2^4 = 16$  clocks  $0001 = 2^4 = 16$  clocks  $0000 = 2^4 = 16$  clocks bit 23 WKIEN7: Shared ADC (ADC7) Wake-up Interrupt Enable bit 1 = Enable interrupt and generate interrupt when the WKRDY7 status bit is set 0 = Disable interrupt bit 22-21 Unimplemented: Read as '0' bit 20-16 WKIEN4:WKIEN0: ADC4-ADC0 Wake-up Interrupt Enable bit 1 = Enable interrupt and generate interrupt when the WKRDYx status bit is set 0 = Disable interrupt bit 15 WKRDY7: Shared ADC (ADC7) Wake-up Status bit 1 = ADC7 Analog and Bias circuitry ready after the wake-up count number 2<sup>WKUPEXP</sup> clocks after setting ANEN7 to '1' 0 = ADC7 Analog and Bias circuitry is not ready Note: This bit is cleared by hardware when the ANEN7 bit is cleared bit 14-13 Unimplemented: Read as '0' bit 12-8 WKRDY4:WKRDY0: ADC4-ADC0 Wake-up Status bit 1 = ADCx Analog and Bias circuitry ready after the wake-up count number 2<sup>WKUPEXP</sup> clocks after setting ANENx to '1' 0 = ADCx Analog and Bias circuitry is not ready

Note: These bits are cleared by hardware when the ANENx bit is cleared

# **REGISTER 29-2: CICFG: CAN BAUD RATE CONFIGURATION REGISTER (CONTINUED)** bit 10-8 **PRSEG<2:0>:** Propagation Time Segment bits<sup>(4)</sup> 111 = Length is 8 x Tq000 = Length is 1 x TqSJW<1:0>: Synchronization Jump Width bits<sup>(3)</sup> bit 7-6 11 =Length is $4 \times TQ$ 10 = Length is 3 x TQ 01 =Length is 2 x TQ 00 = Length is 1 x TQBRP<5:0>: Baud Rate Prescaler bits bit 5-0 111111 = TQ = (2 x 64)/TPBCLK5 111110 = TQ = (2 x 63)/TPBCLK5 000001 = TQ = (2 x 2)/TPBCLK5 $000000 = TQ = (2 \times 1)/TPBCLK5$ Note 1: SEG2PH $\leq$ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically. 2: 3 Time bit sampling is not allowed for BRP < 2. **3:** SJW $\leq$ SEG2PH. 4: The Time Quanta per bit must be greater than 7 (that is, TQBIT > 7).

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
31:24	R/W-0	R/W-0											
31.24		CiFIFOBA<31:24>											
22.46	R/W-0	R/W-0											
23:16	CiFIFOBA<23:16>												
15:8	R/W-0	R/W-0											
10.0	CiFIFOBA<15:8>												
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0 <sup>(1)</sup>	R-0 <sup>(1)</sup>					
7:0	CiFIFOBA<7:0>												

#### REGISTER 29-19: CIFIFOBA: CAN MESSAGE BUFFER BASE ADDRESS REGISTER

#### Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CiFIFOBA<31:0>: CAN FIFO Base Address bits

These bits define the base address of all message buffers. Individual message buffers are located based on the size of the previous message buffers. This address is a physical address. Note that bits <1:0> are read-only and read '0', forcing the messages to be 32-bit word-aligned in device RAM.

**Note 1:** This bit is unimplemented and will always read '0', which forces word-alignment of messages.

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGIST	ER 29-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31) (CONTINUED)
bit 9	<b>TXHALFIF:</b> FIFO Transmit FIFO Half Empty Interrupt Flag bit <sup>(1)</sup> $\underline{TXEN = 1}$ : (FIFO configured as a Transmit Buffer) $1 = FIFO$ is $\leq$ half full 0 = FIFO is $>$ half full
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) Unused, reads '0'
bit 8	TXEMPTYIF: Transmit FIFO Empty Interrupt Flag bit <sup>(1)</sup> TXEN = 1:(FIFO configured as a Transmit Buffer)1 = FIFO is empty0 = FIFO is not empty, at least 1 message queued to be transmitted
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) Unused, reads '0'
bit 7-4	Unimplemented: Read as '0'
bit 3	<b>RXOVFLIF:</b> Receive FIFO Overflow Interrupt Flag bit <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred 0 = No overflow event occurred
bit 2	<b>RXFULLIF:</b> Receive FIFO Full Interrupt Flag bit <sup>(1)</sup> <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = FIFO is full 0 = FIFO is not full
bit 1	<b>RXHALFIF:</b> Receive FIFO Half Full Interrupt Flag bit <sup>(1)</sup> <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = FIFO is ≥ half full 0 = FIFO is < half full
bit 0	<b>RXNEMPTYIF:</b> Receive Buffer Not Empty Interrupt Flag bit <sup>(1)</sup> <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message 0 = FIFO is empty

Note 1: This bit is read-only and reflects the status of the FIFO.

### 32.1 Comparator Voltage Reference Control Registers

### TABLE 32-1: COMPARATOR VOLTAGE REFERENCE REGISTER MAP

ess		æ	Bits											s					
Virtual Addre (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0500	CVRCON	31:16	_	—	—	—	—	_	—	—	—	_	—	—	—	—	—	_	0000
0E00	CVRCON	15:0	ON	—	_	—	—	_	—	_	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The register in this table has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

NOTES:

#### 36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

#### 36.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>




FIGURE 37-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

#### TABLE 37-32: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

АС СНА	ARACTERIS	TICS	Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param. No.	Symbol	Characteristics <sup>(1)</sup>	Min.	Тур. <sup>(2)</sup>	Max.	Units	Conditions			
SP70	TscL	SCKx Input Low Time (Note 3)	Тѕск/2	—		ns	—			
SP71	TscH	SCKx Input High Time (Note 3)	Тѕск/2	—		ns	—			
SP72	TscF	SCKx Input Fall Time		—	_	ns	See parameter DO32			
SP73	TscR	SCKx Input Rise Time			_	ns	See parameter DO31			
SP30	TDOF	SDOx Data Output Fall Time (Note 4)		—	_	ns	See parameter DO32			
SP31	TDOR	SDOx Data Output Rise Time (Note 4)		—	_	ns	See parameter DO31			
SP35	TSCH2DOV,	SDOx Data Output Valid after			7	ns	VDD > 2.7V			
	TSCL2DOV	SCKx Edge		—	10	ns	VDD < 2.7V			
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	5	—	_	ns	—			
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	5	—	_	ns	—			
SP50	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow$ to SCKx $\uparrow$ or SCKx Input	88	_	_	ns	—			
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <b>(Note 3)</b>	2.5	_	12	ns	—			
SP52	TscL2ssH	SSx after SCKx Edge	10	_	_	ns	—			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 20 ns.

4: Assumes 30 pF load on all SPIx pins.

## 38.0 EXTENDED TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ EF electrical characteristics for devices running up to 125°C. Additional information will be provided in future revisions of this document as it becomes available.

The specifications for Extended Temperature are identical to those shown in **37.0** "Electrical Characteristics", with the exception of the parameters listed in this chapter.

Parameters in this chapter begin with the letter "E", which denotes Extended Temperature operation. For example, parameter DC28 in **37.0** "Electrical Characteristics", is the Extended Temperature operation equivalent for EDC28.

Absolute maximum ratings for the PIC32MZ EF devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

#### **Absolute Maximum Ratings**


(See Note 1)

Ambient temperature under bias.....-40°C to +125°C

# **Note 1:** Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

#### 41.1 Package Marking Information (Continued)


100-Lead TQFP (12x12x1 mm)



characters for customer-specific information.

# 144-Lead Plastic Low Profile Quad Flatpack (PL) – 20x20x1.40 mm Body, with 2.00 mm Footprint [LQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Ν	MILLIMETERS					
Dimension	MIN	NOM	MAX				
Number of Leads	N		144				
Lead Pitch	е		0.50 BSC				
Overall Height	Α	-	-	1.60			
Molded Package Height	A2	1.35 1.40 1.45					
Standoff	A1	0.05 - 0.15					
Foot Length	L	0.45	0.60	0.75			
Footprint	L1		1.00 (REF)				
Overall Width	E		22.00 BSC				
Overall Length	D		22.00 BSC				
Molded Body Width	E1		20.00 BSC				
Molded Body Length	D1		20.00 BSC				
Lead Thickness	С	0.09 - 0.20					
Lead Width	b	0.17	0.22	0.27			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-044B Sheet 2 of 2