

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	MIPS32@ M_Class
Core Processor	
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efg144-i-jwx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—		—	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—		—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0	—	—	—	—	—		—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-1
7.0		_				_		NF

#### REGISTER 3-4: CONFIG5: CONFIGURATION REGISTER 5; CP0 REGISTER 16, SELECT 5

Legend:	r = Reserved		
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-1 Unimplemented: Read as '0'

bit 0 NF: Nested Fault bit

1 = Nested Fault feature is implemented

#### REGISTER 3-5: CONFIG7: CONFIGURATION REGISTER 7; CP0 REGISTER 16, SELECT 7

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	R-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	WII	—	—	—	—	-	—	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—		—	—
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	—	—	—	—	—		—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7.0	—	—	—	—	—	_	—	—

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 WII: Wait IE Ignore bit

1 = Indicates that this processor will allow an interrupt to unblock a WAIT instruction

bit 30-0 Unimplemented: Read as '0'



#### 8.2 **Oscillator Control Registers**

SS

ŝ										Bits									ଲ
Virtual Addre (BF80_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets <sup>(;</sup>
		31:16	_		_	_	_	F	FRCDIV<2:0:	>	DRMEN		SLP2SPD			_	_	_	0000
1200	OSCCON	15:0			COSC<2:0>		_		NOSC<2:0>		CLKLOCK	_	_	SLPEN	CF	_	SOSCEN	OSWEN	xx0x
1010	00071101	31:16	_	_	_	—	_	_	_	_	_	_	_	_	—	_	_	-	0000
1210	OSCIUN	15:0	_	_	-	_	—	_	_	-	—	_			TUN	<5:0>			00xx
1000		31:16		-	—	—	—	P	PLLODIV<2:0	>	_			PL	LMULT<6:	0>			01xx
1220	SPLLCON	15:0		—	—	—	—	F	PLLIDIV<2:0:	>	PLLICLK	—	—	—	—	PL	LRANGE<2:	0>	0x0x
1000		31:16								RO	DIV<14:0>								0000
1200	REFUICON	15:0	ON	—	SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—	—	—	—		ROSE	L<3:0>		0000
1200		31:16				R	OTRIM<8:0>					—	—	_	_	—	—	—	0000
1290	REFORTRIN	15:0	_	_	-	_	—	_	—	—	—	_	-	_	_	_	_	—	0000
1240		31:16	_							RO	DIV<14:0>								0000
1270	KEI OZOON	15:0	ON		SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—		—			ROSE	L<3:0>		0000
1280	<b>REEO2TRIM</b>	31:16				R	OTRIM<8:0>						—			—	—	-	0000
1200		15:0	—		—	_	—	—	—		—		—			—	—	-	0000
1200	REFORCON	31:16	—							RO	DIV<14:0>								0000
1200	ILEI OSOON	15:0	ON	—	SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—	_	—	_		ROSE	L<3:0>		0000
1200	REFO3TRIM	31:16				R	OTRIM<8:0>					_	—	_		—	—	—	0000
1200		15:0		_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
12E0	REFO4CON	31:16				-				RO	DIV<14:0>								0000
1220	REF 0 100N	15:0	ON	—	SIDL	OE	RSLP	—	DIVSWEN	ACTIVE	—	_	—	_		ROSE	L<3:0>		0000
12F0	REFO4TRIM	31:16				R	OTRIM<8:0>					_	—	_	_	—	—	—	0000
.2. 0		15:0	—	_	-	—	—	_	—	—	—	_	-	_	_	—	—	-	0000
1300	PB1DIV	31:16	—	-	-	—	—	—	—		—	-	—	—	—	—	—	-	0000
		15:0	—	-	-	—	PBDIVRDY	—	—		—		PBDIV<6:0> 87				8801		
1310	PB2DIV	31:16	—	-	-	—	—	—	—		—	-	—	—	—	—	—	-	0000
		15:0	ON	-	-	—	PBDIVRDY	—	—		—			P	BDIV<6:0>	>			8801
1320	PB3DIV	31:16	—	-	-	—	—	—	—		—	-	—	—	—	—	—	-	0000
		15:0	ON	-	-	—	PBDIVRDY	—	—		—	- PBDIV<6:0> 8				8801			
1330	PB4DIV	31:16	—	-	-	—	—	—	—		—	-	—	—	—	—	—	-	0000
		15:0	50         ON         —         —         PBDIVRDY         —         —         —         PBDIV<6:0>         880					8801											
1340	PB5DIV	31:16	—	_	-	—	-		—	_	—	—	—	—	—	-	—		0000
	. 202.17	15:0	ON	—	_	—	PBDIVRDY	—	—	—	—			P	BDIV<6:0>	>			8801

Bits

#### **TABLE 8-2: OSCILLATOR CONFIGURATION REGISTER MAP**

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information. Note 1:

Reset values are dependent on the DEVCFGx Configuration bits and the type of reset. 2:

REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3 (CONTINUED)

bit 19-16 ENDPOINT<3:0>: Endpoint Registers Select bits

```
initial contractor integration constraints
initial initial contractor integration constraints
initial ini
```

- bit 19-11 Unimplemented: Read as 0
- bit 10-0 RFRMNUM<10:0>: Last Received Frame Number bits

#### REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7) (CONTINUED)

#### bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

#### bit 10-0 TXMAXP<10:0>: Maximum TX Payload per transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

TXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

#### TABLE 12-12: PORTE REGISTER MAP FOR 64-PIN DEVICES ONLY

ess										E	Bits								
Virtual Addr (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400		31:16		-	_	—	—	_	—	-	—	—	—	_	—	-	-	—	0000
0400	ANOLLL	15:0	_	_		—	—	_			ANSE7	ANSE6	ANSE5	ANSE4		_		—	00F0
0410	TRISE	31:16	-	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0110	HUGE	15:0	-	_	_	—	—	—	—	_	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	00FF
0420	PORTE	31:16	_	_	_		_	_				—	—	—		—	—	—	0000
0.20		15:0	—	—	_	—	—	_	—	—	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
0430	LATE	31:16		_		_	_	_	_				—	—		_	—	—	0000
		15:0	—	—	_	_	_	—	—	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX
0440	ODCE	31:16	—	—	_	_	_	—	—	_	—	—	—	—	—	—	—	—	0000
		15:0	_	_	_	_	_	_	—	_	ODCE7	ODCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000
0450	CNPUE	31:16	_	_			_	_	_		-	-	-	-	-	-	-	-	0000
		15:0					_				CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000
0460	CNPDE	31:16	_	_	_	_	_	_	_	_									0000
		15:0	_	_	_		_		_	_	CNPDE7	CNPDE6	CNPDE5	CNPDE4	CNPDE3	CNPDE2	CNPDET	CNPDE0	0000
0470	CNCONE	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
	-	31:16	_		_	_			_	_	_			_	_	_	_	_	0000
0480	CNENE	15:0	_	_	_	_	_	_	_	_	CNENE7	CNENE6	CNENE5	CNENE4	CNENE3	CNENE2	CNENE1	CNENE0	0000
		31:16	_	-	_	_	_	_	—	_	—	_	_		—		-	_	0000
0490	CNSTATE	15:0		_	_	_	_	_	_	_	CN STATE7	CN STATE6	CN STATE5	CN STATE4	CN STATE3	CN STATE2	CN STATE1	CN STATE0	0000
0440		31:16	—	—	_	—	_	_	—	_	_	_	_	_	_	_	_	—	0000
04A0	CININEE	15:0	_	_	_	_	_	_	_	_	CNNEE7	CNNEE6	CNNEE5	CNNEE4	CNNEE3	CNNEE2	CNNEE1	CNNEE0	0000
0480	ONEE	31:16	—	_	—	—	_	_	_	_	_	_	_	—	_	_	_	—	0000
0460	CINFE	15:0	_	_	_	_	_		_	_	CNFE7	CNFE6	CNFE5	CNFE4	CNFE3	CNFE2	CNFE1	CNFE0	0000
0400	SRCONOE	31:16	_	_	_	-	_	—	_	_	_		—	_	_	_	_	-	0000
0400	SILCONUL	15:0	_	_	_	-	_	_		_	_	_	—	_	SR0E3	SR0E2	SR0E1	SR0E0	0000
0400	SRCONIE	31:16	—	—	_	-	—	—	—	—	—	—	—	_	—	_	—	-	0000
0400	SIGONIE	15.0	_	_	_	_	_	_	_	_	_	_	_	_	SR1F3	SR1F2	SR1F1	SR1F0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	—	—	—	—	—	—		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	—	—	—	—	—		
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15.6	—	—	—	_	—	_	—	—		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				STEP2	<7:0>					

#### REGISTER 15-3: DMTCLR: DEADMAN TIMER CLEAR REGISTER

# Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

#### bit 31-8 Unimplemented: Read as '0'

bit 7-0 STEP2<7:0>: Clear Timer bits

00001000 = Clears STEP1<7:0>, STEP2<7:0> and the Deadman Timer if, and only if, preceded by correct loading of STEP1<7:0> bits in the correct sequence. The write to these bits may be verified by reading DMTCNT and observing the counter being reset.

All other write patterns = Set BAD2 bit, the value of STEP1<7:0> will remain unchanged, and the new value being written STEP2<7:0> will be captured. These bits are also cleared when a DMT reset event occurs.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
31.24	PSINTV<31:24>								
00:40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
23:16				PSINTV<	:23:16>				
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
15:8	PSINTV<15:8>								
7.0	R-0	R-0	R-0	R-0	R-0	R-y	R-y	R-y	
7.0 PSINTV<7:0>									

#### REGISTER 15-7: DMTPSINTV: POST STATUS CONFIGURE DMT INTERVAL STATUS REGISTER

Legend:		y = Value set from Co	nfiguration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 **PSINTV<31:0>:** DMT Window Interval Configuration Status bits

This is always the value of the DMTINTV<2:0> bits in the DEVCFG1 Configuration register.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—	—		_	—
00.40	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
45.0	R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	—	SIDL	SCKREL	STRICT	A10M	DISSLW	SMEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
7:0	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

## REGISTER 21-1: I2CxCON: I<sup>2</sup>C CONTROL REGISTER

Legend:	HC = Cleared in Hardware					
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

#### bit 31-23 Unimplemented: Read as '0'

bit 22	PCIE: Stop Condition Interrupt Enable bit (I <sup>2</sup> C Slave mode only)
	1 = Enable interrupt on detection of Stop condition
	0 = Stop detection interrupts are disabled
bit 21	SCIE: Start Condition Interrupt Enable bit (I <sup>2</sup> C Slave mode only)
	<ul> <li>1 = Enable interrupt on detection of Start or Restart conditions</li> <li>0 = Start detection interrupts are disabled</li> </ul>
bit 20	<b>BOEN:</b> Buffer Overwrite Enable bit (I <sup>2</sup> C Slave mode only)
	<ul> <li>1 = I2CxRCV is updated and ACK is generated for a received address/data byte, ignoring the state of the I2COV bit (I2CxSTAT&lt;6&gt;)only if the RBF bit (I2CxSTAT&lt;2&gt;) = 0</li> <li>0 = I2CxRCV is only updated when the I2COV bit (I2CxSTAT&lt;6&gt;) is clear</li> </ul>
bit 19	SDAHT: SDA Hold Time Selection bit
	<ul> <li>1 = Minimum of 300 ns hold time on SDA after the falling edge of SCL</li> <li>0 = Minimum of 100 ns hold time on SDA after the falling edge of SCL</li> </ul>
bit 18	SBCDE: Slave Mode Bus Collision Detect Enable bit (I <sup>2</sup> C Slave mode only)
	<ul> <li>1 = Enable slave bus collision interrupts</li> <li>0 = Slave bus collision interrupts are disabled</li> </ul>
bit 18	AHEN: Address Hold Enable bit (Slave mode only)
	1 = Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low.
	0 = Address holding is disabled
bit 16	<b>DHEN:</b> Data Hold Enable bit (I <sup>2</sup> C Slave mode only)
	<ul> <li>1 = Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low</li> </ul>
6:4 <i>4</i> 7	0 = Data noiding is disabled
DIT 15	
	I = Enables the I2C module and configures the SDA and SCL pins as serial port pins0 = Disables the I2C module; all I2C pins are controlled by PORT functions
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>

## REGISTER 24-5: EBISMCON: EXTERNAL BUS INTERFACE STATIC MEMORY CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0
15:8	:8 SMDWIDTH2<2:0> SMDWIDTH1<				IDWIDTH1<2	::0>	SMDWID	TH0<2:1>
7.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
7:0	SMDWIDTH0<0>				_		_	SMRP

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

#### bit 15-13 SMDWIDTH2<2:0>: Static Memory Width for Register EBISMT2 bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = 8 bits
- 011 = Reserved
- 010 = Reserved
- 001 = Reserved 000 = 16 bits

#### bit 12-10 SMDWIDTH1<2:0>: Static Memory Width for Register EBISMT1 bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 = 8 bits
- 011 = Reserved
- 010 = Reserved
- 001 = Reserved
- 000 = 16 bits

#### bit 9-7 SMDWIDTH0<2:0>: Static Memory Width for Register EBISMT0 bits

- 111 = Reserved
- 110 = Reserved
- 101 = Reserved
- 100 **= 8 bits**
- 011 = Reserved
- 010 = Reserved
- 001 = Reserved
- 000 = 16 bits

#### bit 6-1 Unimplemented: Read as '0'

#### bit 0 SMRP: Flash Reset/Power-down mode Select bit

After a Reset, the controller internally performs a power-down for Flash, and then sets this bit to '1'.

- 1 = Flash is taken out of Power-down mode
- 0 = Flash is forced into Power-down mode

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24				SID<1	0:3>				
22:16	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0	
23.10		SID<2:0>		—	MIDE	—	EID<	17:16>	
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
10.0	EID<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				EID<	7:0>				

#### **REGISTER 29-9:** CIRXMN: CAN ACCEPTANCE FILTER MASK 'n' REGISTER ('n' = 0-3)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	k = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Include bit, SIDx, in filter comparison
  - 0 = Bit SIDx is 'don't care' in filter operation
- bit 20 Unimplemented: Read as '0'
- bit 19 MIDE: Identifier Receive Mode bit
  - 1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
     0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))
- bit 18 **Unimplemented:** Read as '0'
- bit 17-0 EID<17:0>: Extended Identifier bits
  - 1 = Include bit, EIDx, in filter comparison
    - 0 = Bit EIDx is 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—	—	_	TXNFULLIE	TXHALFIE	TXEMPTYIE
00.40	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—	—	—	—	RXOVFLIE	RXFULLIE	RXHALFIE	RXNEMPTYIE
45.0	U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
15:8	—	—	—	—		TXNFULLIF <sup>(1)</sup>	TXHALFIF	TXEMPTYIF <sup>(1)</sup>
7.0	U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
7:0					RXOVFLIF	RXFULLIF <sup>(1)</sup>	RXHALFIF <sup>(1)</sup>	RXNEMPTYIF <sup>(1)</sup>

#### REGISTER 29-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-27 Unimplemented: Read as '0'

bit 26	TXNFULLIE: Transmit FIFO Not Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO not full
	0 = Interrupt disabled for FIFO not full
bit 25	TXHALFIE: Transmit FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full
bit 24	<b>TXEMPTYIE:</b> Transmit FIFO Empty Interrupt Enable bit
	1 = Interrupt enabled for FIFO empty
	0 = Interrupt disabled for FIFO empty
bit 23-20	Unimplemented: Read as '0'
bit 19	<b>RXOVFLIE:</b> Overflow Interrupt Enable bit
	1 = Interrupt enabled for overflow event
	0 = Interrupt disabled for overflow event
bit 18	<b>RXFULLIE:</b> Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO full
	0 = Interrupt disabled for FIFO full
bit 17	<b>RXHALFIE:</b> FIFO Half Full Interrupt Enable bit
	1 = Interrupt enabled for FIFO half full
	0 = Interrupt disabled for FIFO half full
bit 16	<b>RXNEMPTYIE:</b> Empty Interrupt Enable bit
	1 = Interrupt enabled for FIFO not empty
	0 = Interrupt disabled for FIFO not empty
bit 15-11	Unimplemented: Read as '0'
bit 10	<b>TXNFULLIF:</b> Transmit FIFO Not Full Interrupt Flag bit <sup>(1)</sup>
	TXEN = 1: (FIFO configured as a Transmit Buffer)
	IXEN = 0: (FIFO configured as a Receive Buffer)
	Ulluseu, leaus U

**Note 1:** This bit is read-only and reflects the status of the FIFO.

#### **REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)**

- bit 7 **AUTOFC:** Automatic Flow Control bit
  - 1 = Automatic Flow Control enabled
    - 0 = Automatic Flow Control disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 6-5 Unimplemented: Read as '0'

#### bit 4 MANFC: Manual Flow Control bit

- 1 = Manual Flow Control is enabled
- 0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 \* PTV<15:0>/2 TX clock cycles until the bit is cleared.

**Note:** For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

#### bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

**Note 1:** It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

#### REGISTER 34-4: DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

- 10100 = 1:1048576
- 10011 = 1:524288 10010 = 1:262144 10001 = 1:13107210000 = 1:65536 01111 = 1:32768 01110 = 1:16384 01101 = 1:8192 01100 = 1:4096 01011 = 1:2048 01010 = 1:102401001 = 1:512 01000 = 1:25600111 = 1:128 00110 **= 1:64** 00101 = 1:3200100 = 1:1600011 = 1:8 00010 = 1:4
- 00010 = 1.400001 = 1.2
- 000001 = 1.2000000 = 1.1

All other combinations not shown result in operation = 10100

- bit 15-14 FCKSM<1:0>: Clock Switching and Monitoring Selection Configuration bits
  - 11 = Clock switching is enabled and clock monitoring is enabled
  - 10 = Clock switching is disabled and clock monitoring is enabled
  - 01 = Clock switching is enabled and clock monitoring is disabled
  - 00 = Clock switching is disabled and clock monitoring is disabled
- bit 13-11 Reserved: Write as '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
  - 1 = CLKO output disabled
  - 0 = CLKO output signal active on the OSC2 pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits
  - 11 = Posc disabled
  - 10 = HS Oscillator mode selected
  - 01 = Reserved
  - 00 = EC mode selected
- bit 7 IESO: Internal External Switchover bit
  - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
  - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)

#### bit 6 FSOSCEN: Secondary Oscillator Enable bit

- 1 = Enable Sosc
- 0 = Disable Sosc
- bit 5-3 **DMTINTV<2:0>:** Deadman Timer Count Window Interval bits
  - 111 = Window/Interval value is 127/128 counter value
  - 110 = Window/Interval value is 63/64 counter value
  - 101 = Window/Interval value is 31/32 counter value
  - 100 = Window/Interval value is 15/16 counter value
  - 011 = Window/Interval value is 7/8 counter value
  - 010 = Window/Interval value is 3/4 counter value
  - 001 = Window/Interval value is 1/2 counter value
  - 000 = Window/Interval value is zero

#### REGISTER 34-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2 (CONTINUED)

- bit 3 Reserved: Write as '1'
- bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits
  - 111 = Divide by 8
  - 110 = Divide by 7
  - 101 = Divide by 6
  - 100 = Divide by 5
  - 011 = Divide by 4
  - 010 = Divide by 3
  - 001 =Divide by 2
  - 000 = Divide by 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	R	R	R	R	R	R	R	R		
31:24		VER<3	3:0> <sup>(1)</sup>			DEVID<2	27:24> <sup>(1)</sup>			
00.40	R	R	R	R	R	R	R	R		
23:16	DEVID<23:16> <sup>(1)</sup>									
45.0	R	R	R	R	R	R	R	R		
15:8	DEVID<15:8> <sup>(1)</sup>									
7:0	R	R	R	R	R	R	R	R		
				DEVID<	7:0> <sup>(1)</sup>					

#### REGISTER 34-11: DEVID: DEVICE AND REVISION ID REGISTER

### Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits<sup>(1)</sup>

bit 27-0 DEVID<27:0>: Device ID<sup>(1)</sup>

Note 1: Refer to "PIC32 Embedded Connectivity with Floating Point Unit (EF) Family Silicon Errata and Data Sheet Clarification" (DS80000663) for a list of Revision and Device ID values.

#### **REGISTER 34-12:** DEVSNx: DEVICE SERIAL NUMBER REGISTER 'x' ('x' = 0, 1)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R	R	R	R	R	R	R	R	
31.24				SN<3	81:24>				
22.16	R	R	R	R	R	R	R	R	
23.10	SN<23:16>								
15.0	R	R	R	R	R	R	R	R	
15.0	SN<15:8>								
7:0	R	R	R	R	R	R	R	R	
				SN<	:7:0>				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 SN<31:0>: Device Unique Serial Number bits

#### **37.1 DC Characteristics**

TABLE 37-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp. Range	Max. Frequency	0	
Characteristic	(In voits) (in °C) (Note 1)	PIC32MZ EF Devices	Comment		
DC5	2.1V-3.6V	-40°C to +85°C	200 MHz		

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

#### TABLE 37-2: THERMAL OPERATING CONDITIONS

Rating		Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range		-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S ІОН)		PINT + PI/O			w
I/O Pin Power Dissipation: PI/O = S (({VDD – VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation		(TJ – TA)/θJA			W

#### TABLE 37-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics		Typical	Max.	Unit	Notes
Package Thermal Resistance, 64-pin QFN (9x9x0.9 mm)	θJA	28	—	°C/W	1
Package Thermal Resistance, 64-pin TQFP (10x10x1 mm)	θJA	49		°C/W	1
Package Thermal Resistance, 100-pin TQFP (12x12x1 mm)	θJA	43		°C/W	1
Package Thermal Resistance, 100-pin TQFP (14x14x1 mm)	θJA	40	—	°C/W	1
Package Thermal Resistance, 124-pin VTLA (9x9x0.9 mm)	θJA	30	—	°C/W	1
Package Thermal Resistance, 144-pin TQFP (16x16x1 mm)	θJA	42		°C/W	1
Package Thermal Resistance, 144-pin LQFP (20x20x1.4 mm)	θJA	39	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

DC CHARACTERISTICS			$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param. No.	Symbol	Characteristics	Min.	Typical <sup>(1)</sup>	Max.	Units	Conditions	
Dl60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (2,5)	mA	This parameter applies to all pins, with the exception of RB10. Maximum IICH current for this exception is 0 mA.	
DI60b	lich	Input High Injection Current	0	_	+5 <sup>(3,4,5)</sup>	mA	This parameter applies to all pins, with the exception of all 5V toler- ant pins, OSCI, OSCO, SOSCI, SOSCO, D+, D- and RB10. Maximum IICH current for these exceptions is 0 mA.	
DI60c	∑lict	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(6)</sup>	_	+20 <sup>(6)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT	

#### TABLE 37-10: DC CHARACTERISTICS: I/O PIN INPUT INJECTION CURRENT SPECIFICATIONS

Note 1: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: VIL source < (Vss - 0.3). Characterized but not tested.

**3:** VIH source > (VDD + 0.3) for non-5V tolerant pins only.

4: Digital 5V tolerant pins do not have an internal high side diode to VDD, and therefore, cannot tolerate any "positive" input injection current.

Injection currents > | 0 | can affect the ADC results by approximately 4 to 6 counts (i.e., VIH Source > (VDD + 0.3) or VIL source < (VSS - 0.3)).</li>

6: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. If Note 2, IICL = (((Vss - 0.3) - VIL source) / Rs). If Note 3, IICH = ((IICH source - (VDD + 0.3)) / RS). RS = Resistance between input source voltage and device pin. If (Vss - 0.3) ≤ VSOURCE ≤ (VDD + 0.3), injection current = 0.

#### 100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

# 144-Lead Plastic Low Profile Quad Flatpack (PL) – 20x20x1.40 mm Body, with 2.00 mm Footprint [LQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Leads	N		144			
Lead Pitch	е	0.50 BSC				
Overall Height	Α	-	-	1.60		
Molded Package Height	A2	1.35	1.40	1.45		
Standoff	A1	0.05	-	0.15		
Foot Length	L	0.45	0.60	0.75		
Footprint	L1	1.00 (REF)				
Overall Width	E	22.00 BSC				
Dverall Length D 22.0			22.00 BSC			
Molded Body Width	E1	20.00 BSC				
Molded Body Length	D1	20.00 BSC				
Lead Thickness	С	0.09	-	0.20		
Lead Width	b	0.17	0.22	0.27		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-044B Sheet 2 of 2