



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"


##### Details

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	EBI/EMI, Ethernet, I²C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efg144-i-pl">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efg144-i-pl</a>


## 2.10 Typical Application Connection Examples

Examples of typical application connections are shown in Figure 2-6 and Figure 2-7.

**FIGURE 2-6: AUDIO PLAYBACK APPLICATION**



**FIGURE 2-7: LOW-COST CONTROLLERLESS (LCC) GRAPHICS APPLICATION WITH PROJECTED CAPACITIVE TOUCH**



## REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

bit 16 **V:** Invalid Operation bit

bit 15 **Z:** Divide-by-Zero bit

bit 14 **O:** Overflow bit

bit 13 **U:** Underflow bit

bit 12 **I:** Inexact bit

bit 11-7 **ENABLES<4:0>:** FPU Exception Enable bits

These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the FCSR or one of its alternative representations.

bit 11 **V:** Invalid Operation bit

bit 10 **Z:** Divide-by-Zero bit

bit 9 **O:** Overflow bit

bit 8 **U:** Underflow bit

bit 7 **I:** Inexact bit

bit 6-2 **FLAGS<4:0>:** FPU Flags bits

These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.

bit 6 **V:** Invalid Operation bit

bit 5 **Z:** Divide-by-Zero bit

bit 4 **O:** Overflow bit

bit 3 **U:** Underflow bit

bit 2 **I:** Inexact bit

bit 1-0 **RM<1:0>:** Rounding Mode control bits

11 = Round towards Minus Infinity ( $-\infty$ )


10 = Round towards Plus Infinity ( $+\infty$ )

01 = Round toward Zero (0)

00 = Round to Nearest

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**FIGURE 4-1: MEMORY MAP FOR DEVICES WITH 512 KB OF PROGRAM MEMORY<sup>(1,2)</sup>**



**TABLE 4-3: BOOT FLASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY**

Virtual Address (BFc6_#)	Register Name	Bit Range	Bits														All Resets	
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0
FF40	ABF2DEVCFG3	31:0																xxxxx
FF44	ABF2DEVCFG2	31:0																xxxxx
FF48	ABF2DEVCFG1	31:0																xxxxx
FF4C	ABF2DEVCFG0	31:0																xxxxx
FF50	ABF2DEVCP3	31:0																xxxxx
FF54	ABF2DEVCP2	31:0																xxxxx
FF58	ABF2DEVCP1	31:0																xxxxx
FF5C	ABF2DEVCP0	31:0																xxxxx
FF60	ABF2DEVSIGN3	31:0																xxxxx
FF64	ABF2DEVSIGN2	31:0																xxxxx
FF68	ABF2DEVSIGN1	31:0																xxxxx
FF6C	ABF2DEVSIGN0	31:0																xxxxx
FFC0	BF2DEVCFG3	31:0																xxxxx
FFC4	BF2DEVCFG2	31:0																xxxxx
FFC8	BF2DEVCFG1	31:0																xxxxx
FFCC	BF2DEVCFG0	31:0																xxxxx
FFD0	BF2DEVCP3	31:0																xxxxx
FFD4	BF2DEVCP2	31:0																xxxxx
FFD8	BF2DEVCP1	31:0																xxxxx
FFDC	BF2DEVCP0	31:0																xxxxx
FFE0	BF2DEVSIGN3	31:0																xxxxx
FFE4	BF2DEVSIGN2	31:0																xxxxx
FFE8	BF2DEVSIGN1	31:0																xxxxx
FFEC	BF2DEVSIGN0	31:0																xxxxx
FFF0	BF2SEQ3	31:16																xxxxx
		15:0																xxxxx
FFF4	BF2SEQ2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
FFF8	BF2SEQ1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
FFFC	BF2SEQ0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxxx

**Note:** See Table 34-2 for the bit descriptions.

**Note:** See Table 34-1 for the bit descriptions.

**Legend:** x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

TABLE 4-17: SYSTEM BUS TARGET 9 REGISTER MAP

Virtual Address (BF8F #)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
A420	SBT9ELOG1	31:16	MULTI	—	—	—	—	CODE<3:0>	—	—	—	—	—	—	—	—	—	0000	
		15:0	INITID<7:0>	—	—	—	—	—	—	—	—	—	—	—	—	CMD<2:0>	—	0000	
A424	SBT9ELOG2	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	GROUP<1:0>	0000	
A428	SBT9ECON	31:16	—	—	—	—	—	—	ERRP	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
A430	SBT9ECLRS	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	0000	
A438	SBT9ECLRM	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	—	—	—	—	—	—	—	—	—	—	—	—	—	CLEAR	0000	
A440	SBT9REG0	31:16	BASE<21:6>	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	BASE<5:0>	—	PRI	—	—	SIZE<4:0>	—	—	—	—	—	—	—	—	—	xxxx	
A450	SBT9RD0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx	
A458	SBT9WR0	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx	
A460	SBT9REG1	31:16	BASE<21:6>	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	BASE<5:0>	—	PRI	—	—	SIZE<4:0>	—	—	—	—	—	—	—	—	—	xxxx	
A470	SBT9RD1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx	
A478	SBT9WR1	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	xxxx	
		15:0	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

## REGISTER 11-2: USBCSR1: USB CONTROL STATUS REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0
	EP7TXIE	EP6TXIE	EP5TXIE	EP4TXIE	EP3TXIE	EP2TXIE	EP1TXIE	EP0IE
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	R-0, HS	R-0, HS	U-0					
	EP7RXIF	EP6RXIF	EP5RXIF	EP4RXIF	EP3RXIF	EP2RXIF	EP1RXIF	—

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0'

bit 23-17 **EP7TXIE:EP1TXIE:** Endpoint 'n' Transmit Interrupt Enable bits

1 = Endpoint Transmit interrupt events are enabled

0 = Endpoint Transmit interrupt events are not enabled

bit 16 **EP0IE:** Endpoint 0 Interrupt Enable bit

1 = Endpoint 0 interrupt events are enabled

0 = Endpoint 0 interrupt events are not enabled

bit 15-8 **Unimplemented:** Read as '0'

bit 7-1 **EP7RXIF:EP1RXIF:** Endpoint 'n' RX Interrupt bit

1 = Endpoint has a receive event to be serviced

0 = No interrupt event

bit 0 **Unimplemented:** Read as '0'

## 12.4.3 CONTROLLING PPS

PPS features are controlled through two sets of SFRs: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.


The association of a peripheral to a peripheral-selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

## 12.4.4 INPUT MAPPING

The inputs of the PPS options are mapped on the basis of the peripheral. That is, a control register associated with a peripheral dictates the pin it will be mapped to. The *[pin name]R* registers, where *[pin name]* refers to the peripheral pins listed in Table 12-2, are used to configure peripheral input mapping (see Register 12-1). Each register contains sets of 4 bit fields. Programming these bit fields with an appropriate value maps the R<sub>Pn</sub> pin with the corresponding value to that peripheral. For any given device, the valid range of values for any bit field is shown in Table 12-2.

For example, Figure 12-2 illustrates the remappable pin selection for the U1RX input.

**FIGURE 12-2: REMAPPABLE INPUT EXAMPLE FOR U1RX**



**TABLE 12-15: PORTG REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY**

Virtual Address (BF86 #)	Register Name{}	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
0600	ANSELG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ANSG15	—	—	—	—	—	ANSG9	ANSG8	ANSG7	ANSG6	—	—	—	—	—	83C0	
0610	TRISG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	TRISG15	TRISG14	TRISG13	TRISG12	—	—	TRISG9	TRISG8	TRISG7	TRISG6	—	—	—	TRISG1	TRISG0	F3C3	
0620	PORTG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	RG15	RG14	RG13	RG12	—	—	RG9	RG8	RG7	RG6	—	—	—	RG1	RG0	xxxx	
0630	LATG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	LATG15	LATG14	LATG13	LATG12	—	—	LATG9	LATG8	LATG7	LATG6	—	—	—	LATG1	LATG0	xxxx	
0640	ODCG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ODCG15	ODCG14	ODCG13	ODCG12	—	—	ODCG9	ODCG8	ODCG7	ODCG6	—	—	—	ODCG1	ODCG0	0000	
0650	CNPUG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNPUG15	CNPUG14	CNPUG13	CNPUG12	—	—	CNPUG9	CNPUG8	CNPUG7	CNPUG6	—	—	—	CNPUG1	CNPUG0	0000	
0660	CNPDG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNPDG15	CNPDG14	CNPDG13	CNPDG12	—	—	CNPDG9	CNPDG8	CNPDG7	CNPDG6	—	—	—	CNPDG1	CNPDG0	0000	
0670	CNCONG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	ON	—	—	—	EDGE DETECT	—	—	—	—	—	—	—	—	—	—	0000	
0680	CNENG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNENG15	CNENG14	CNENG13	CNENG12	—	—	CNENG9	CNENG8	CNENG7	CNENG6	—	—	—	CNENG1	CNENG0	0000	
0690	CNSTATG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CN STATG15	CN STATG14	CN STATG13	CN STATG12	—	—	CN STATG9	CN STATG8	CN STATG7	CN STATG6	—	—	—	CN STATG1	CN STATG0	0000	
06A0	CNNEG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNNEG15	CNNEG14	CNNEG13	CNNEG12	—	—	CNNEG9	CNNEG8	CNNEG7	CNNEG6	—	—	—	CNNEG1	CNNEG0	0000	
06B0	CNFG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	CNFG15	CNFG14	CNFG13	CNFG12	—	—	CNFG9	CNFG8	CNFG7	CNFG6	—	—	—	CNFG1	CNFG0	0000	
06C0	SRCON0G	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000	
		15:0	—	SR0G14	SR0G13	SR0G12	—	—	SR0G9	—	SR0G6	—	—	—	—	—	—	0000	
06D0	SRCON1G	31:16	—	—	—	—	—	—	—	SR1G9	—	SR1G6	—	—	—	—	—	0000	
		15:0	—	SR1G14	SR1G13	SR1G12	—	—	—	—	—	—	—	—	—	—	—	0000	

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as ‘0’; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

## REGISTER 23-2: PMODE: PARALLEL PORT MODE REGISTER (CONTINUED)

bit 5-2 **WAITM<3:0>**: Data Read/Write Strobe Wait States bits<sup>(1)</sup>

1111 = Wait of 16 TPBCLK2

•

•

•

0001 = Wait of 2 TPBCLK2

0000 = Wait of 1 TPBCLK2 (default)

bit 1-0 **WAITE<1:0>**: Data Hold After Read/Write Strobe Wait States bits<sup>(1)</sup>

11 = Wait of 4 TPBCLK2

10 = Wait of 3 TPBCLK2

01 = Wait of 2 TPBCLK2

00 = Wait of 1 TPBCLK2 (default)

For Read operations:

11 = Wait of 3 TPBCLK2

10 = Wait of 2 TPBCLK2

01 = Wait of 1 TPBCLK2

00 = Wait of 0 TPBCLK2 (default)

**Note 1:** Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK2 cycle for a write operation; WAITB = 1 TPBCLK2 cycle, WAITE = 0 TPBCLK2 cycles for a read operation.

**2:** Address bits 14 and 15 are not subject to auto-increment/decrement if configured as Chip Select.

**3:** The PMD<15:8> bits are not active if the MODE16 bit = 1.

## REGISTER 29-3: CiINT: CAN INTERRUPT REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE	—	—	—
23:16	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	MODIE	CTMRIE	RBIE	TBIE
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	IVRIF	WAKIF	CERRIF	SERRIF <sup>(1)</sup>	RBOVIF	—	—	—
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	—	MODIF	CTMRIF	RBIF	TBIF

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

- bit 31 **IVRIE:** Invalid Message Received Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 30 **WAKIE:** CAN Bus Activity Wake-up Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 29 **CERRIE:** CAN Bus Error Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 28 **SERRIE:** System Error Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 27 **RBOVIE:** Receive Buffer Overflow Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 26-20 **Unimplemented:** Read as '0'
- bit 19 **MODIE:** Mode Change Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 18 **CTMRIE:** CAN Timestamp Timer Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 17 **RBIE:** Receive Buffer Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 16 **TBIE:** Transmit Buffer Interrupt Enable bit  
1 = Interrupt request is enabled  
0 = Interrupt request is not enabled
- bit 15 **IVRIF:** Invalid Message Received Interrupt Flag bit  
1 = An invalid messages interrupt has occurred  
0 = An invalid message interrupt has not occurred

**Note 1:** This bit can only be cleared by turning the CAN module off and on by clearing or setting the ON bit (CiCON<15>).

## REGISTER 29-20: CiFIFOCONn: CAN FIFO CONTROL REGISTER ‘n’ (‘n’ = 0-31)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	FSIZE<4:0> <sup>(1)</sup>				
15:8	U-0	S/HC-0	S/HC-0	R/W-0	U-0	U-0	U-0	U-0
	—	FRESET	UINC	DONLY <sup>(1)</sup>	—	—	—	—
7:0	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	TXEN	TXABAT <sup>(2)</sup>	TXLARB <sup>(3)</sup>	TXERR <sup>(3)</sup>	TXREQ	RTREN	TXPR<1:0>	

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-21 **Unimplemented:** Read as '0'

bit 20-16 **FSIZE<4:0>:** FIFO Size bits<sup>(1)</sup>

11111 = FIFO is 32 messages deep

- 
- 
- 

00010 = FIFO is 3 messages deep

00001 = FIFO is 2 messages deep

00000 = FIFO is 1 message deep

bit 15 **Unimplemented:** Read as '0'

bit 14 **FRESET:** FIFO Reset bits

1 = FIFO will be reset when bit is set, cleared by hardware when FIFO is reset. After setting, the user application should poll whether this bit is clear before taking any action

0 = No effect

bit 13 **UINC:** Increment Head/Tail bit

TXEN = 1: (FIFO configured as a Transmit FIFO)

When this bit is set, the FIFO head will increment by a single message

TXEN = 0: (FIFO configured as a Receive FIFO)

When this bit is set, the FIFO tail will increment by a single message

bit 12 **DONLY:** Store Message Data Only bit<sup>(1)</sup>

TXEN = 1: (FIFO configured as a Transmit FIFO)

This bit is not used and has no effect.

TXEN = 0: (FIFO configured as a Receive FIFO)

1 = Only data bytes will be stored in the FIFO

0 = Full message is stored, including identifier

bit 11-8 **Unimplemented:** Read as '0'

bit 7 **TXEN:** TX/RX Buffer Selection bit

1 = FIFO is a Transmit FIFO

0 = FIFO is a Receive FIFO

**Note 1:** These bits can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> bits (CiCON<23:21>) = 100).

**2:** This bit is updated when a message completes (or aborts) or when the FIFO is reset.

**3:** This bit is reset on any read of this register or when the FIFO is reset.

## REGISTER 30-15: ETHSTAT: ETHERNET CONTROLLER STATUS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	BUFCNT<7:0> <sup>(1)</sup>							
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
7:0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	ETHBUSY <sup>(5)</sup>	TXBUSY <sup>(2,6)</sup>	RXBUSY <sup>(3,6)</sup>	—	—	—	—	—

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-24 **Unimplemented:** Read as '0'

bit 23-16 **BUFCNT<7:0>:** Packet Buffer Count bits<sup>(1)</sup>

Number of packet buffers received in memory. Once a packet has been successfully received, this register is incremented by hardware based on the number of descriptors used by the packet. Software decrements the counter (by writing to the BUFCDEC bit (ETHCON1<0>) for each descriptor used) after a packet has been read out of the buffer. The register does not roll over (0xFF to 0x00) when hardware tries to increment the register and the register is already at 0xFF. Conversely, the register does not roll under (0x00 to 0xFF) when software tries to decrement the register and the register is already at 0x0000. When software attempts to decrement the counter at the same time that the hardware attempts to increment the counter, the counter value will remain unchanged.

When this register value reaches 0xFF, the RX logic will halt (only if automatic Flow Control is enabled) awaiting software to write the BUFCDEC bit in order to decrement the register below 0xFF.

If automatic Flow Control is disabled, the RXDMA will continue processing and the BUFCNT will saturate at a value of 0xFF.

When this register is non-zero, the PKTPEND status bit will be set and an interrupt may be generated, depending on the value of the ETHIEN bit <PKTPENDIE> register.

When the ETHRST register is written, the BUFCNT counter is automatically cleared to 0x00.

**Note:** BUFCNT will not be cleared when ON is set to '0'. This enables software to continue to utilize and decrement this count.

bit 15-8 **Unimplemented:** Read as '0'

bit 7 **ETHBUSY:** Ethernet Module busy bit<sup>(5)</sup>

1 = Ethernet logic has been turned on (ON (ETHCON1<15>) = 1) or is completing a transaction  
0 = Ethernet logic is idle

This bit indicates that the module has been turned on or is completing a transaction after being turned off.

**Note 1:** This bit is only used for RX operations.

**2:** This bit is only affected by TX operations.

**3:** This bit is only affected by RX operations.

**4:** This bit is affected by TX and RX operations.

**5:** This bit will be set when the ON bit (ETHCON1<15>) = 1.

**6:** This bit will be cleared when the ON bit (ETHCON1<15>) = 0.


**TABLE 34-5: DEVICE ADC CALIBRATION SUMMARY**

Virtual Address (BFCS_#)	Register Name	Bit Range	Bits															All Resets <sup>(1)</sup>
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	
4000	DEVADC0	31:16	ADC Calibration Data <31:16>															xxxx
		15:0	ADC Calibration Data <15:0>															xxxx
4004	DEVADC1	31:16	ADC Calibration Data <31:16>															xxxx
		15:0	ADC Calibration Data <15:0>															xxxx
4008	DEVADC2	31:16	ADC Calibration Data <31:16>															xxxx
		15:0	ADC Calibration Data <15:0>															xxxx
400C	DEVADC3	31:16	ADC Calibration Data <31:16>															xxxx
		15:0	ADC Calibration Data <15:0>															xxxx
4010	DEVADC4	31:16	ADC Calibration Data <31:16>															xxxx
		15:0	ADC Calibration Data <15:0>															xxxx
401C	DEVADC7	31:16	ADC Calibration Data <31:16>															xxxx
		15:0	ADC Calibration Data <15:0>															xxxx


**Legend:** x = unknown value on Reset.

**Note 1:** Reset values are dependent on the device variant.


**FIGURE 37-11: SPI<sub>x</sub> MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS**



**FIGURE 37-18: I<sub>2</sub>C<sub>x</sub> BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)**



**FIGURE 37-19: I<sub>2</sub>C<sub>x</sub> BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)**




**TABLE 37-36: I<sub>2</sub>C<sub>x</sub> BUS DATA TIMING REQUIREMENTS (SLAVE MODE)**


AC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended			
Param. No.	Symbol	Characteristics	Min.	Max.	Units	Conditions
IS10	TLO:SCL	Clock Low Time	4.7	—	μs	PBCLK must operate at a minimum of 800 kHz
			1.3	—	μs	PBCLK must operate at a minimum of 3.2 MHz
			0.5	—	μs	—
IS11	THI:SCL	Clock High Time	4.0	—	μs	PBCLK must operate at a minimum of 800 kHz
			0.6	—	μs	PBCLK must operate at a minimum of 3.2 MHz
			0.5	—	μs	—

**Note 1:** Maximum pin capacitance = 10 pF for all I<sub>2</sub>C<sub>x</sub> pins (for 1 MHz mode only).


**FIGURE 40-5:** V<sub>OH</sub> – 12x DRIVER PINS



**FIGURE 40-7:** TYPICAL TEMPERATURE SENSOR VOLTAGE




**FIGURE 40-6:** V<sub>OL</sub> – 12x DRIVER PINS



## 124-Terminal Very Thin Leadless Array Package (TL) – 9x9x0.9 mm Body [VTLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>




Microchip Technology Drawing C04-193A Sheet 1 of 2

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

144-Lead Plastic Thin Quad Flat Pack (PH) - 16x16 mm Body, 2.00 mm Footprint [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		17.40	
Contact Pad Spacing	C2		17.40	
Contact Pad Width (X144)	X1			0.20
Contact Pad Length (X144)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2155B

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

**TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)**

Section Name	Update Description
<b>37.0 “Electrical Characteristics”</b>	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6). The DC Characteristics: Idle Current (IDLE) and Note 4 were updated (see Table 37-7). Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8). Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16). The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21). Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31). The Temperature Sensor Specifications were updated (see Table 37-41).
<b>38.0 “Extended Temperature Electrical Characteristics”</b>	New chapter for Extended Temperature devices was added.
<b>39.0 “AC and DC Characteristics Graphs”</b>	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).
<b>40.0 “Packaging Information”</b>	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.
<b>Appendix A: “Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF”</b>	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).
<b>Appendix B: “Migrating from PIC32MZ EC to PIC32MZ EF”</b>	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).

ADCCMPx (ADC Digital Comparator ‘x’ Limit Value Register ('x' = 1 through 6)).....	461
ADCCMPxCON (ADC Digital Comparator ‘x’ Control Register ('x' = 1 through 6)).....	469
ADCCON1 (ADC Control Register 1) .....	437
ADCCON2 (ADC Control Register 2) .....	440
ADCCON3 (ADC Control Register 3) .....	442
ADCCSS1 (ADC Common Scan Select Register 1) .457	
ADCCSS2 (ADC Common Scan Select Register 2) .458	
ADCDAТА (ADC Output Data Register ('x' = 0 through 44)) .....	474
ADCDSTAT1 (ADC Data Ready Status Register 1) .459	
ADCDSTAT2 (ADC Data Ready Status Register 2) .459	
ADCEIEN1 (ADC Early Interrupt Enable Register 1) 477	
ADCEIEN2 (ADC Early Interrupt Enable Register 2) 477	
ADCEISTAT2 (ADC Early Interrupt Status Register 2)... 479	
ADCFLTRx (ADC Digital Filter ‘x’ Register ('x' = 1 through 6)) .....	462
ADCGIRQEN1 (ADC Interrupt Enable Register 1) ... 456	
ADCIMCON1 (ADC Input Mode Control Register 1) 447	
ADCIMCON2 (ADC Input Mode Control Register 2) 450	
ADCIMCON3 (ADC Input Mode Control Register 3) 453	
ADCIRQEN2 (ADC Interrupt Enable Register 2) ..... 456	
ADCSYSCFG1 (ADC System Configuration Register 1) 483	
ADCSYSCFG2 (ADC System Configuration Register 2) 483	
ADCTRG1 (ADC Trigger Source 1 Register)..... 464	
ADCTRG2 (ADC Trigger Source 2 Register)..... 465	
ADCTRG3 (ADC Trigger Source 3 Register)..... 466	
ADCTRGMODE (ADC Triggering Mode for Dedicated ADC) .....	445
ADCTRGNS (ADC Trigger Level/Edge Sensitivity) 475	
ADCxCFG (ADCx Configuration Register 'x' ('x' = 1 through 6)) .....	482
ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) .....	476
ALRMTIME (Alarm Time Value) .....	399
BFxSEQ3/ABFxSEQ3 (Boot Flash ‘x’ Sequence Word 3 Register) .....	70
CEBDADDR (Crypto Engine Buffer Descriptor)..... 405	
CEBDPADDR (Crypto Engine Buffer Descriptor Processor)..... 405	
CECON (Crypto Engine Control) .....	404
CEHDLEN (Crypto Engine Header Length) .....	411
CEINTEN (Crypto Engine Interrupt Enable) .....	409
CEINTSRC (Crypto Engine Interrupt Source)..... 408	
CEPOLLCON (Crypto Engine Poll Control) .....	410
CESTAT (Crypto Engine Status) .....	406
CETRLLEN (Crypto Engine Trailer Length)..... 411	
CEVER (Crypto Engine Revision, Version, and ID).. 403	
CFGEBIA (External Bus Interface Address Pin Configuration)..... 597	
CFGEBIC (External Bus Interface Control Pin Configuration)..... 598	
CFGPG (Permission Group Configuration)..... 600	
CiCFG (CAN Baud Rate Configuration)..... 492	
CiCON (CAN Module Control) .....	490
CiFIFOBA (CAN Message Buffer Base Address) .... 517	
CiFOCIn (CAN Module Message Index Register 'n' ('n' = 0-31)) .....	522
CiFIFOCONn (CAN FIFO Control Register 'n' ('n' = 0-31)) .....	518
CiIFOINTn (CAN FIFO Interrupt Register 'n' ('n' = 0-31)) .....	520
CiFIFOAn (CAN FIFO User Address Register 'n' ('n' = 0-31)) .....	522
CiFLTCON0 (CAN Filter Control Register 0)..... 500	
CiFLTCON1 (CAN Filter Control Register 1)..... 502	
CiFLTCON2 (CAN Filter Control Register 2)..... 504	
CiFLTCON3 (CAN Filter Control Register 3)..... 506	
CiFLTCON4 (CAN Filter Control Register 4)..... 508	
CiFLTCON5 (CAN Filter Control Register 5)..... 510	
CiFLTCON6 (CAN Filter Control Register 6)..... 512	
CiFLTCON7 (CAN Filter Control Register 7)..... 514	
CiFSTAT (CAN FIFO Status) .....	497
CiRXFn (CAN Acceptance Filter 'n' Register 7 ('n' = 0-31)) .....	516
CiRXMn (CAN Acceptance Filter Mask 'n' Register ('n' = 0-3)) .....	499
CiRXOVF (CAN Receive FIFO Overflow Status) .... 498	
CiTMR (CAN Timer) .....	498
CiTREC (CAN Transmit/Receive Error Count)..... 497	
CiVEC (CAN Interrupt Code) .....	496
CMSTAT (Comparator Control Register) .....	570
CMxCON (Comparator Control) .....	569
CNCONx (Change Notice Control for PORTx)..... 282	
CONFIG (Configuration Register - CP0 Register 16, Select 0)..... 51	
CONFIG1 (Configuration Register 1 - CP0 Register 16, Select 1) .....	52
CONFIG3 (Configuration Register 3 - CP0 Register 16, Select 3) .....	53
CONFIG5 (Configuration Register 5 - CP0 Register 16, Select 5) .....	54
CONFIG7 (Configuration Register 7 - CP0 Register 16, Select 7) .....	54
CVRCON (Comparator Voltage Reference Control) 573	
DCHxCON (DMA Channel x Control)..... 186	
DCHxCPTR (DMA Channel x Cell Pointer) .....	194
DCHxCSIZ (DMA Channel x Cell-Size) .....	194
DCHxDAT (DMA Channel x Pattern Data) .....	195
DCHxDPTR (Channel x Destination Pointer) .....	193
DCHxDSA (DMA Channel x Destination Start Address)..... 191	
DCHxDSIZ (DMA Channel x Destination Size) .....	192
DCHxECON (DMA Channel x Event Control) .....	188
DCHxINT (DMA Channel x Interrupt Control) .....	189
DCHxSPTR (DMA Channel x Source Pointer) .....	193
DCHxSSA (DMA Channel x Source Start Address) .....	191
DCHxSSIZ (DMA Channel x Source Size) .....	192
DCRCCON (DMA CRC Control) .....	183
DCRCDATA (DMA CRC Data) .....	185
DCRCXOR (DMA CRCXOR Enable) .....	185
DEVCFG0/AEVCFG0 (Device Configuration Word 0). 587	
DEVCFG1/AEVCFG1 (Device Configuration Word 1). 589	
DEVCFG2/AEVCFG2 (Device Configuration Word 2). 592	
DEVCFG3/AEVCFG3 (Device Configuration Word 3). 594	
DEVCP0/AEVCP0 (Device Code-Protect 0)..... 586	
DEVID (Device and Revision ID) .....	601
DEVSIGN0/AEVSIGN0 (Device Signature Word 0) .... 586	
DMAADDR (DMA Address)..... 182	
DMACON (DMA Controller Control) .....	181
DMASTAT (DMA Status) .....	182