

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
ipeed	180MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
eripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
lumber of I/O	46
rogram Memory Size	2MB (2M x 8)
rogram Memory Type	FLASH
EPROM Size	-
AM Size	512K x 8
oltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
ata Converters	A/D 24x12b
scillator Type	Internal
perating Temperature	-40°C ~ 125°C
lounting Type	Surface Mount
ackage / Case	64-VFQFN Exposed Pad
upplier Device Package	64-QFN (9x9)
urchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh064-e-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

П
\approx
ര്
3
×
$_{\sim}$
0
$\tilde{}$
_
ω
Ňì
ĭ
Þ
ğ
ğ
)D-pa
-ba
)D-pag
-ba
)-page
-ba
)-page
)-page
)-page

TABLE 4-12: SYSTEM BUS TARGET 4 REGISTER MAP

ess											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9020	SBT4ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>			_	_	_	_	_	_	_	0000
3020	3B14EE001	15:0				INIT	ΓID<7:0>				REGION<3:0> —			CMD<2:0>			0000		
9024	SBT4ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3024	3B14EE002	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
9028	SBT4ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
3020	OBTALOGIV	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9030	SBT4ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OBT TEOERIO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
9038	SBT4ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	OD I IEOLIU	15:0	_	_	_	_	_	_	_	_	_	_	_	_	—	_	_	CLEAR	0000
9040	SBT4REG0	31:16								BA	SE<21:6>						1	1	xxxx
		15:0			BA	\SE<5:0>		ı	PRI		SIZE<4:0>					_	_	_	xxxx
9050	SBT4RD0	31:16	_		_	_					_	_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
9058	SBT4WR0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	
9080	SBT4REG2	31:16									SE<21:6>					1	1		xxxx
		15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>		_		_	xxxx
9090	SBT4RD2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	xxxx
		15:0	_	_	_										GROUP3	GROUP2	GROUP1		
9098	SBT4WR2	31:16	_	_											-	-	-	_	xxxx
1		15:0		_	_		_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

REGISTER 4-3: SBTxELOG1: SYSTEM BUS TARGET 'x' ERROR LOG REGISTER 1 ('x' = 0-13)

		. ,								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04:04	R/W-0, C	U-0	U-0	U-0	R/W-0, C	R/W-0, C	R/W-0, C	R/W-0, C		
31:24	MULTI	_	_	_	CODE<3:0>					
00:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	_	_	_	_	_	_	_	_		
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
15:8	INITID<7:0>									
7.0	R-0	R-0	R-0	R-0	U-0	R-0	R-0	R-0		
7:0		REGIO	N<3:0>		_	CMD<2:0>				

 Legend:
 C = Clearable bit

 R = Readable bit
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared

bit 31 MULTI: Multiple Permission Violations Status bit

This bit is cleared by writing a '1'.

1 = Multiple errors have been detected

0 = No multiple errors have been detected

bit 30-28 Unimplemented: Read as '0'

bit 27-24 CODE<3:0>: Error Code bits

Indicates the type of error that was detected. These bits are cleared by writing a '1'.

1111 = Reserved

1101 = Reserved

•

0011 = Permission violation

0010 = Reserved

0001 = Reserved

0000 = No error

bit 23-16 Unimplemented: Read as '0'

bit 15-8 INITID<7:0>: Initiator ID of Requester bits

11111111 = Reserved

•

00001111 = Reserved

00001110 = Crypto Engine

00001101 = Flash Controller

00001100 = **SQI1**

00001011 = CAN2

00001010 **= CAN1**

00001001 = Ethernet Write

00001000 = Ethernet Read

00000111 = USB

00000110 = DMA Write (DMAPRI (CFGCON<25>) = 1)

00000101 = DMA Write (DMAPRI (CFGCON<25>) = 0)

00000100 = DMA Read (DMAPRI (CFGCON<25>) = 1)

00000011 = DMA Read (DMAPRI (CFGCON<25>) = 0)

00000010 = CPU (CPUPRI (CFGCON<24>) = 1)

00000001 = CPU (CPUPRI (CFGCON<25>) = 0)

00000000 = Reserved

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

ഗ
0
0
0
0
\rightarrow
ω
Ň
0
$\overline{}$
Y
ç
у ра
)-pag
)-page
)-page
)-page 1:
)-page 13
)-page 135

TABLE 7-3: INTE	RRUPT REGISTER MAR	(CONTINUED)
-----------------	--------------------	-------------

ress)		Φ					•	•		Bi	ts								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF062	31:16		_	_	_	_			_	_	_	_	_	_	_	VOFF<	17:16>	0000
0638	OFF062	15:0								VOFF<15:1>								I	0000
0630	OFF063	31:16	_	_	_	_		_	ı	_	-	-	_	_	-	-	VOFF<	17:16>	0000
0030	011003	15:0								VOFF<15:1>								-	0000
0640	OFF064	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011004	15:0								VOFF<15:1>								_	0000
0644	OFF065	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0044	011003	15:0								VOFF<15:1>								_	0000
0648	OFF066	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011000	15:0								VOFF<15:1>								_	0000
064C	OFF067	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0010	011007	15:0								VOFF<15:1>								_	0000
0650	OFF068	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	011000	15:0								VOFF<15:1>									0000
0654	OFF069	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
	0.1000	15:0								VOFF<15:1>								_	0000
0658	OFF070	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	011070	15:0								VOFF<15:1>									0000
065C	OFF071	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0000	0	15:0		1						VOFF<15:1>			1	1				_	0000
0660	OFF072	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0			1	ı				VOFF<15:1>			I	I				_	0000
0664	OFF073	31:16	_	_	_	_		_		_	_		_	_			VOFF<	17:16>	0000
		15:0								VOFF<15:1>							1	_	0000
0668	OFF074	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
		15:0		1						VOFF<15:1>			1					_	0000
066C	OFF075	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0								VOFF<15:1>							1	_	0000
0670	OFF076	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
		15:0	a valua an D		nimalamanta					VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: Registers" for more information.

This bit or register is not available on 64-pin devices.

Point Unit (EF) Family

- This bit or register is not available on devices without a CAN module.
- This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: 8: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

ress ()		Φ.						•		Bi	ts								s
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF107 ⁽⁷⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
UbEC	OFFIUN	15:0			•					VOFF<15:1>								_	0000
0654	OFF109	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
06F4	OFF 109	15:0								VOFF<15:1>								_	0000
OEE0	OFF110	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0000	OFFIIU	15:0								VOFF<15:1>									0000
OSEC	OFF111	31:16	_	_	_	_	1	_	1	_	_	_	_	_	_	1	VOFF<	17:16>	0000
UOFC	OFFIII	15:0								VOFF<15:1>									0000
0700	OFF112	31:16	_	_	-	_		_	ı	_	-	_	_	_	_	-	VOFF<	17:16>	0000
0700	OFFIIZ	15:0				_				VOFF<15:1>		_						-	0000
0704	OFF113	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	VOFF<	17:16>	0000
0704	OFF113	15:0								VOFF<15:1>									0000
0700	OFF114	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0708	OFF114	15:0								VOFF<15:1>									0000
0700	OFF115	31:16	_	_	-	_		_	ı	_	-	_	_	_	_	-	VOFF<	17:16>	0000
0700	OFFIIS	15:0								VOFF<15:1>								_	0000
0710	OFF116	31:16	_	_	_	_	-	_	-	_	_	_	_	_	_	-	VOFF<	17:16>	0000
0710	OFFII6	15:0								VOFF<15:1>									0000
0714	OFF117	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
07 14	OFF117	15:0								VOFF<15:1>									0000
0718	OFF118 ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
07 18	OFF 1160 /	15:0								VOFF<15:1>									0000
0710	OFF119	31:16	_	_	_	_	-	_	-	_	_	_	_	_	_	-	VOFF<	17:16>	0000
0710	OFFII9	15:0		•	•	•		•		VOFF<15:1>		-	-	•	•		2		0000
0720	OFF120	31:16	_	_	_	_	1	_	1	_	_	_	_	_	_	1	VOFF<	17:16>	0000
0720	OFF 120	15:0								VOFF<15:1>								_	0000
0724	OFF121	31:16	_	_	_	_		=	_	_	_	_	_	_	_	=	VOFF<	17:16>	0000
0124	OFFIZI	15:0								VOFF<15:1>								_	0000
0720	OFF122	31:16	_	_	_	_		_	_	_	_	_	_	_	_	=	VOFF<	17:16>	0000
0728	OFF 122	15:0								VOFF<15:1>								ı	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Registers" for more information. This bit or register is not available on 64-pin devices.

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1:

Point Unit (EF) Family

- 3: This bit or register is not available on devices without a CAN module.
- 4: 5:
- This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
- 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
- 7: This bit or register is not available on devices without a Crypto module.
- This bit or register is not available on 124-pin devices.

TABLE 11-1: USB REGISTER MAP 1 (CONTINUED)

ø											Bits								
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3128	USB E2CSR2	31:16 15:0							Inde	exed by the	same bits in U	SBIE2CSR2							0000
312C	USB E2CSR3	31:16 15:0							Inde	exed by the	same bits in U	SBIE2CSR3							0000
3130	USB E3CSR0	31:16 15:0							Inde	exed by the	same bits in U	SBIE3CSR0							0000
3134	USB E3CSR1	31:16 15:0							Inde	exed by the	same bits in U	SBIE3CSR1							0000
3138	USB E3CSR2	31:16 15:0		Indexed by the same bits in USBIE3CSR2 Indexed by the same bits in USBIE3CSR3													0000		
313C	USB E3CSR3	31:16 15:0							Inde	exed by the	same bits in U	SBIE3CSR3							0000
3140	USB E4CSR0	31:16 15:0							Inde	exed by the	same bits in U	SBIE4CSR0							0000
3144	USB E4CSR1	31:16 15:0							Inde	exed by the	same bits in U	SBIE4CSR1							0000
3148	USB E4CSR2	31:16 15:0							Inde	exed by the	same bits in U	SBIE4CSR2							0000
314C	USB E4CSR3	31:16 15:0							Inde	exed by the	same bits in U	SBIE4CSR3							0000
3150	USB E5CSR0	31:16 15:0							Inde	exed by the	same bits in U	SBIE5CSR0							0000
3154	USB E5CSR1	31:16 15:0							Inde	exed by the	same bits in U	SBIE5CSR1							0000
3158	USB E5CSR2	31:16 15:0							Inde	exed by the	same bits in U	SBIE5CSR2							0000
315C	USB E5CSR3	31:16 15:0							Inde	exed by the	same bits in U	SBIE5CSR3							0000
3160	USB E6CSR0	31:16 15:0							Inde	exed by the	same bits in U	SBIE6CSR0							0000
3164	USB E6CSR1	31:16 15:0							Inde	exed by the	same bits in U	SBIE6CSR1							0000
3168	USB E6CSR2	31:16 15:0							Inde	exed by the	same bits in U	SBIE6CSR2							0000
316C	USB E6CSR3	31:16 15:0							Inde	exed by the	same bits in U	SBIE6CSR3							0000
Legen			wn value en	Reset; — = uni	implementer	d road as 'n	Poset valu	ae ara ehowi	n in hovadocir	nal									- 500

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: Note

1: Device mode.

2: 3: 4:

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).
Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

REGISTER 11-24: USBEXRPC: USB ENDPOINT 'x' REQUEST PACKET COUNT REGISTER (HOST MODE ONLY) ('x' = 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
31.24		_	_	_	_		_	_						
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0						
23.10		_	_	_	_		_	_						
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
15.6	RQPKTCNT<15:8>													
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
7.0		•	•	RQPKTC	NT<7:0>	•	•							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RQPKTCNT<15:0>: Request Packet Count bits

Sets the number of packets of size MAXP that are to be transferred in a block transfer. This register is only available in *Host mode* when AUTOREQ is set.

REGISTER 11-25: USBDPBFD: USB DOUBLE PACKET BUFFER DISABLE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24				_		_	_	_
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
23:16	EP7TXD	EP6TXD	EP5TXD	EP4TXD	EP3TXD	EP2TXD	EP1TXD	_
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.6	_	_	_	_	_	_	_	_
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
7.0	EP7RXD	EP6RXD	EP5RXD	EP4RXD	EP3RXD	EP2RXD	EP1RXD	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-17 EP7TXD:EP1TXD: TX Endpoint 'x' Double Packet Buffer Disable bits

1 = TX double packet buffering is disabled for endpoint 'x' 0 = TX double packet buffering is enabled for endpoint 'x'

bit 16 Unimplemented: Read as '0'

bit 15-1 EP7RXD: EP1RXD: RX Endpoint 'x' Double Packet Buffer Disable bits

1 = RX double packet buffering is disabled for endpoint 'x'

0 = RX double packet buffering is enabled for endpoint 'x'

bit 0 Unimplemented: Read as '0'

12.0 I/O PORTS

Note:


This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 12**. "I/O Ports" (DS60001120) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

General purpose I/O pins are the simplest of peripherals. They allow the PIC32MZ EF family device to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Some of the key features of the I/O ports are:

- Individual output pin open-drain enable/disable
- · Individual input pin weak pull-up and pull-down
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.



© 2015-2016 Microchip Technology Inc.

TABLE 12-20: PORTJ REGISTER MAP FOR 144-PIN DEVICES ONLY

ess		9								Bits									
Virtual Address (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	ANSELJ	31:16	_	_	_	_	1	_	-		_	_	_		_	_	_		0000
0000	71110220	15:0	_	_	_	_	ANSJ11	_	ANSJ9	ANSJ8	_	_	_	-	_	_	_		0B00
0810	TRISJ	31:16	_	_	_	_	-	_		-	_	_	_	-	_	_	_	-	0000
00.0		15:0	TRISJ15	TRISJ14	TRISJ13	TRISJ12	TRISJ11	TRISJ10	TRISJ9	TRISJ8	TRISJ7	TRISJ6	TRISJ5	TRISJ4	TRISJ3	TRISJ2	TRISJ1	TRISJ0	FFFF
0820	PORTJ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	0000
		15:0	RJ15	RJ14	RJ13	RJ12	RJ11	RJ10	RJ9	RJ8	RJ7	RJ6	RJ5	RJ4	RJ3	RJ2	RJ1	RJ0	xxxx
0830	LATJ	31:16																-	0000
-		15:0	LATJ15	LATJ14	LATJ13	LATJ12	LATJ11	LATJ10	LATJ9	LATJ8	LATJ7	LATJ6	LATJ5	LATJ4	LATJ3	LATJ2	LATJ1	LATJ0	XXXX
0840	ODCJ	31:16	— —	ODCJ14	-	-	ODCJ11	-	— —	— —	— ODC 17	-	— —	ODCJ4	ODCJ3	ODCJ2	ODCJ1	— —	0000
-		15:0	ODCJ15	ODCJ14	ODCJ13	ODCJ12	ODCJ11	ODCJ10	ODCJ9	ODCJ18	ODCJ7	ODCJ6	ODCJ5	ODCJ4	ODCJ3	ODCJ2	ODCJ1	ODCJ0	0000
0850	CNPUJ	31:16 15:0	CNPUJ15	CNPUJ14	CNPUJ13	CNPUJ12	CNPUJ11	CNPUJ10	CNPUJ9	— CNPUJ8	CNPUJ7	CNPUJ6	CNPUJ5	CNPUJ4	CNPUJ3	CNPUJ2	CNPUJ1	- CNPUJ0	0000
		31:16	—	—	—	—	—	- CIVI 0310	—	—	—	—	—	- CIVI 034	—	- CIVI 032	—	—	0000
0860	CNPDJ	15:0	CNPDJ15	CNPDJ14	CNPDJ13	CNPDJ12	CNPDJ11	CNPDJ10	CNPDJ9	CNPDJ8	CNPDJ7	CNPDJ6	CNPDJ5	CNPDJ4	CNPDJ3	CNPDJ2	CNPDJ1	CNPDJ0	0000
		31:16	_	—	—	—	_	—	—	—	_	—	—	—	—	—	—	_	0000
0870	CNCONJ	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ONENII	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0880	CNENJ	15:0	CNENJ15	CNENJ14	CNENJ13	CNENJ12	CNENJ11	CNENJ10	CNENJ9	CNENJ8	CNENJ7	CNENJ6	CNENJ5	CNENJ4	CNENJ3	CNENJ2	CNENJ1	CNENJ0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0890	CNSTATJ	15:0	CN STATJ15	CN STATJ14	CN STATJ13	CN STATJ12	CN STATJ11	CN STATJ10	CN STATJ9	CN STATJ8	CN STATJ7	CN STATJ6	CN STATJ5	CN STATJ4	CN STATJ3	CN STATJ2	CN STATJ1	CN STATJ0	0000
08A0	CNNEJ	31:16	_	_	-	_	-	_		-	_	_	_		_	_	_	-	0000
UOAU	CININLJ	15:0	CNNEJ15	CNNEJ14	CNNEJ13	CNNEJ12	CNNEJ11	CNNEJ10	CNNEJ9	CNNEJ8	CNNEJ7	CNNEJ6	CNNEJ5	CNNEJ4	CNNEJ3	CNNEJ2	CNNEJ1	CNNEJ0	0000
08B0	CNFJ	31:16	_	_	_	_	-	_	_	-	_	_	_	_	_	_	_		0000
0000	CIVI J	15:0	CNFJ15	CNFJ14	CNFJ13	CNFJ12	CNFJ11	CNFJ10	CNFJ9	CNFJ8	CNFJ7	CNFJ6	CNFJ5	CNFJ4	CNFJ3	CNFJ2	CNFJ1	CNFJ0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

REGISTER 20-26: SQI1XCON4: SQI XIP CONTROL REGISTER 4

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
31:24	_	_	_	INIT2SCHECK	INIT2CO	UNT<1:0>	INIT2TY	PE<1:0>				
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	INIT2CMD3<7:0> ⁽¹⁾											
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	INIT2CMD2<7:0> ⁽¹⁾											
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	INIT2CMD1<7:0> ⁽¹⁾											

R = Readable bit W = Writable bit-n = Value at POR '1' = Bit is set U = Unimplemented bit, read as '0'
'0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

Legend:

Note:

bit 28 INIT2SCHECK: Flash Initialization 2 Command Status Check bit

1 = Check the status after executing the INIT2 command

0 = Do not check the status

bit 27-26 INIT2COUNT<1:0>: Flash Initialization 2 Command Count bits

11 = INIT2CMD1, INIT2CMD2, and INIT2CMD3 are sent

10 = INIT2CMD1 and INIT2CMD2 are sent, but INIT2CMD3 is still pending

01 = INIT2CMD1 is sent, but INIT2CMD2 and INIT2CMD3 are still pending

00 = No commands are sent

bit 25-24 INIT2TYPE<1:0>: Flash Initialization 2 Command Type bits

11 = Reserved

10 = INIT2 commands are sent in Quad Lane mode

01 = INIT2 commands are sent in Dual Lane mode

00 = INIT2 commands are sent in Single Lane mode

bit 24-16 INIT2CMD3<7:0>: Flash Initialization Command 3 bits(1)

Third command of the Flash initialization.

bit 15-8 INIT2CMD2<7:0>: Flash Initialization Command 2 bits⁽¹⁾

Second command of the Flash initialization.

bit 7-0 **INIT2CMD1<7:0>:** Flash Initialization Command 1 bits⁽¹⁾

First command of the Flash initialization.

Note 1: INIT2CMD1 can be WEN and INIT2CMD2 can be SECTOR UNPROTECT.

Some Flash devices require Write Enable and Sector Unprotect commands before read/write operations and this register is useful in working with those Flash types (XIP mode only)

SSS									-	Bi	ts								
Virtual Address (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0430	I2C3MSK	31:16	_		_	_	_		_	_	_	_	_	_		_	_	_	0000
0 100		15:0	_	_	_	_	_						Address Ma	isk Register				1	0000
0440	I2C3BRG	31:16	_	_	_	_	_	_				_	_	_	_	_	_	_	0000
		15:0							Bau	d Rate Gen	erator Reg	ıster							0000
0450	I2C3TRN	31:16	_		_		_		_	_	_	_	_			_	_	_	0000
		15:0	_		_	_	_	_	_	_				Transmit	Register				0000
0460	I2C3RCV	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_		_	_			1	Receive		1		1	0000
0600	I2C4CON	31:16	_		_	_	_	_	_	_	_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
-	.20 .00.1	15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
0610	I2C4STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	12040171	15:0	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
0620	I2C4ADD	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_		_	0000
0020	12C4ADD	15:0	_	_	_	_	_	_					Address	Register					0000
0630	I2C4MSK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0030	12C4IVISI	15:0	_	-	_	_	_	_					Address Ma	sk Register	•				0000
0640	I2C4BRG	31:16	_	1	_	_		1	_	_	_	_	_	1	1		_	_	0000
0640	IZC4BKG	15:0							Bau	d Rate Gen	erator Reg	ister							0000
0650	I2C4TRN	31:16	_	1	_	_	_	-	_	_	_	_	_		I	_	_	_	0000
0650	12041KIN	15:0	_	1	_	_		_	_	_				Transmit	Register				0000
0660	I2C4RCV	31:16	_		_	_	_	_	_	_	_	_	_	_	I	_	_	_	0000
0000	IZC4RCV	15:0	_	1	_	_	_	-	_	_				Receive	Register				0000
0000	I2C5CON	31:16	_	1	_	_	-	_	_	_	_	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
0800	IZCOCON	15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
0040	IOOFOTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0810	I2C5STAT	15:0	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
0000	IOCEADD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0820	I2C5ADD	15:0	_	_	_	_	_	_					Address	Register					0000
0830	I2C5MSK	31:16	_	1	_	_	_		_	_	_	_	_	_	I	_	_	_	0000
0630	IZCONION	15:0	_	1	_	_	_	-					Address Ma	sk Register					0000
0040	I2C5BRG	31:16	_	1	_	_	-	_	_	_	_	_	_	1	-	-	_	_	0000
0840	IZCOBKG	15:0							Bau	d Rate Gen	erator Reg	ister							0000
0050	IOCETON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0850	I2C5TRN	15:0	_	-	_	_	_	_	_	_				Transmit	Register				0000
0000	IOOEDO) (31:16	_	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0860	I2C5RCV	15:0	_	_	_	_	_	_	_	_				Receive	Register				0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

^{2:} This register is not available on 64-pin devices.

REGISTER 23-7: PMSTAT: PARALLEL PORT STATUS REGISTER (SLAVE MODES ONLY)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_		-	-	_	1	_	
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_		-	-	_	1	_	
45.0	R-0	R/W-0, HS, SC	U-0	U-0	R-0	R-0	R-0	R-0
15:8	IBF	IBOV	-	-	IB3F	IB2F	IB1F	IB0F
7.0	R-1	R/W-0, HS, SC	U-0	U-0	R-1	R-1	R-1	R-1
7:0	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E

Legend:HS = Hardware SetSC = Software ClearedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 IBF: Input Buffer Full Status bit

1 = All writable input buffer registers are full

0 = Some or all of the writable input buffer registers are empty

bit 14 IBOV: Input Buffer Overflow Status bit

1 = A write attempt to a full input byte buffer is occurred (must be cleared in software)

0 = No overflow is occurred

bit 13-12 Unimplemented: Read as '0'

bit 11-8 IBxF: Input Buffer x Status Full bits

1 = Input Buffer contains data that has not been read (reading buffer will clear this bit)

0 = Input Buffer does not contain any unread data

bit 7 OBE: Output Buffer Empty Status bit

1 = All readable output buffer registers are empty

0 = Some or all of the readable output buffer registers are full

bit 6 **OBUF:** Output Buffer Underflow Status bit

1 = A read occurred from an empty output byte buffer (must be cleared in software)

0 = No underflow is occurred

bit 5-4 Unimplemented: Read as '0'

bit 3-0 **OBxE:** Output Buffer x Status Empty bits

1 = Output buffer is empty (writing data to the buffer will clear this bit)

0 = Output buffer contains data that has not been transmitted

REGISTER 23-9: PMRADDR: PARALLEL PORT READ ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04:04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	_	_	_	_	_	-	_	_	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16			_	_	_	1	_	_	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	RCS2 ⁽¹⁾	RCS1 ⁽³⁾			RADDE	.40.0.			
	RADDR15 ⁽²⁾	RADDR14 ⁽⁴⁾							
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		RADDR<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 RCS2: Chip Select 2 bit⁽¹⁾

1 = Chip Select 2 is active

0 = Chip Select 2 is inactive (RADDR15 function is selected)

bit 15 RADDR<15>: Target Address bit 15⁽²⁾

bit 14 RCS1: Chip Select 1 bit⁽³⁾

1 = Chip Select 1 is active

0 = Chip Select 1 is inactive (RADDR14 function is selected)

bit 14 RADDR<14>: Target Address bit 14⁽⁴⁾

bit 13-0 RADDR<13:0>: Address bits

Note 1: When the CSF<1:0> bits (PMCON<7:6>) = 10 or 01.

2: When the CSF<1:0> bits (PMCON<7:6>) = 00.

3: When the CSF<1:0> bits (PMCON<7:6>) = 10.

4: When the CSF<1:0> bits (PMCON<7:6>) = 00 or 01.

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1'.

REGISTER 28-25: ADCDATAX: ADC OUTPUT DATA REGISTER ('x' = 0 THROUGH 44)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
31:24	DATA<31:24>											
22:40	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
23:16	DATA<23:16>											
45.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8	DATA<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0	DATA<7:0>											

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-0 DATA<31:0>: ADC Converted Data Output bits.

Note 1: The registers, ADCDATA19 through ADCDATA34, are not available on 64-pin devices.

- 2: The registers, ADCDATA35 through ADCDATA42, are not available on 64-pin and 100-pin devices.
- **3:** When an alternate input is used as the input source for a dedicated ADC module, the data output is still read from the Primary input Data Output Register.
- **4:** Reading the ADCDATAx register value after changing the FRACT bit converts the data into the format specified by FRACT bit.

REGISTER 29-1: CICON: CAN MODULE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.04	U-0	U-0	U-0	U-0	S/HC-0	R/W-1	R/W-0	R/W-0	
31:24	_	_	-	_	ABAT	REQOP<2:0>			
00.40	R-1	R-0	R-0	R/W-0	U-0	U-0	U-0	U-0	
23:16	(DPMOD<2:0>	,	CANCAP	_	_	_	-	
45.0	R/W-0	U-0	R/W-0	U-0	R-0	U-0	U-0	U-0	
15:8	ON ⁽¹⁾	_	SIDLE	_	CANBUSY	_	_	-	
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	_	_		DNCNT<4:0>					

Legend: HC = Hardware Clear S = Settable bit

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit

U = Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-28 Unimplemented: Read as '0'

bit 27 ABAT: Abort All Pending Transmissions bit

1 = Signal all transmit buffers to abort transmission

0 = Module will clear this bit when all transmissions aborted

bit 26-24 **REQOP<2:0>:** Request Operation Mode bits

111 = Set Listen All Messages mode

110 = Reserved - Do not use

101 = Reserved - Do not use

100 = Set Configuration mode

011 = Set Listen Only mode

010 = Set Loopback mode

001 = Set Disable mode

000 = Set Normal Operation mode

bit 23-21 OPMOD<2:0>: Operation Mode Status bits

111 = Module is in Listen All Messages mode

110 = Reserved

101 = Reserved

100 = Module is in Configuration mode

011 = Module is in Listen Only mode

010 = Module is in Loopback mode

001 = Module is in Disable mode

000 = Module is in Normal Operation mode

bit 20 CANCAP: CAN Message Receive Time Stamp Timer Capture Enable bit

1 = CANTMR value is stored on valid message reception and is stored with the message

0 = Disable CAN message receive time stamp timer capture and stop CANTMR to conserve power

bit 19-16 Unimplemented: Read as '0'

bit 15 **ON:** CAN On bit⁽¹⁾

1 = CAN module is enabled

0 = CAN module is disabled

bit 14 Unimplemented: Read as '0'

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

REGISTER 29-15: CIFLTCON5: CAN FILTER CONTROL REGISTER 5 (CONTINUED)

```
bit 15
           FLTEN21: Filter 21 Enable bit
           1 = Filter is enabled
           0 = Filter is disabled
bit 14-13 MSEL21<1:0>: Filter 21 Mask Select bits
           11 = Acceptance Mask 3 selected
           10 = Acceptance Mask 2 selected
           01 = Acceptance Mask 1 selected
           00 = Acceptance Mask 0 selected
bit 12-8
          FSEL21<4:0>: FIFO Selection bits
           11111 = Message matching filter is stored in FIFO buffer 31
           11110 = Message matching filter is stored in FIFO buffer 30
           00001 = Message matching filter is stored in FIFO buffer 1
           00000 = Message matching filter is stored in FIFO buffer 0
bit 7
           FLTEN20: Filter 20 Enable bit
           1 = Filter is enabled
           0 = Filter is disabled
bit 6-5
           MSEL20<1:0>: Filter 20 Mask Select bits
           11 = Acceptance Mask 3 selected
           10 = Acceptance Mask 2 selected
           01 = Acceptance Mask 1 selected
           00 = Acceptance Mask 0 selected
          FSEL20<4:0>: FIFO Selection bits
bit 4-0
           11111 = Message matching filter is stored in FIFO buffer 31
           11110 = Message matching filter is stored in FIFO buffer 30
```

00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0

The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

Note:

REGISTER 30-2: ETHCON2: ETHERNET CONTROLLER CONTROL REGISTER 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	-		_	
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_	_	_	_	_		_	
15:8	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
13.6	_	_	_	_	_	RXBUFSZ<6:4>		
7:0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
7.0		RXBUF	SZ<3:0>		_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

bit 10-4 RXBUFSZ<6:0>: RX Data Buffer Size for All RX Descriptors (in 16-byte increments) bits

1111111 = RX data Buffer size for descriptors is 2032 bytes

•

•

•

1100000 = RX data Buffer size for descriptors is 1536 bytes

•

•

.

0000011 = RX data Buffer size for descriptors is 48 bytes

0000010 = RX data Buffer size for descriptors is 32 bytes

0000001 = RX data Buffer size for descriptors is 16 bytes

0000000 = Reserved

bit 3-0 Unimplemented: Read as '0'

Note 1: This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

34.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MZ EF family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 32. "Configuration" (DS60001124) and "Programming Section 33. and Diagnostics" (DS60001129) in the "PIC32 Family Reference Manual", which are available from the Microchip web site (www.microchip.com/PIC32).

PIC32MZ EF devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- Flexible device configuration
- Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming[™] (ICSP[™])
- · Internal temperature sensor

34.1 Configuration Bits

PIC32MZ EF devices contain two Boot Flash memories (Boot Flash 1 and Boot Flash 2), each with an associated configuration space. These configuration spaces can be programmed to contain various device configurations. Configuration space that is aliased by the Lower Boot Alias memory region is used to provide values for the following Configuration registers. See 4.1.1 "Boot Flash Sequence and Configuration Spaces" for more information.

- DEVSIGN0/ADEVSIGN0: Device Signature Word 0 Register
- DEVCP0/ADEVCP0: Device Code-Protect 0 Register
- DEVCFG0/ADEVCFG0: Device Configuration Word 0
- DEVCFG1/ADEVCFG1: Device Configuration Word 1
- DEVCFG2/ADEVCFG2: Device Configuration Word 2
- DEVCFG3/ADEVCFG3: Device Configuration Word 3
- DEVADCx: Device ADC Calibration Word 'x' ('x' = 0-4, 7)

The following run-time programmable Configuration registers provide additional configuration control:

- · CFGCON: Configuration Control Register
- CFGEBIA: External Bus Interface Address Pin Configuration Register
- CFGEBIC: External Bus Interface Control Pin Configuration Register
- CFGPG: Permission Group Configuration Register

In addition, the DEVID register provides device and revision information, the DEVADC0-DEVADC4 and DEVADC7 registers provide ADC module calibration/configuration data, and the DEVSN0 and DEVSN1 registers contain a unique serial number of the device.

Note: D

Do not use Word program operation (NVMOP<3:0> = 0001) when programming the device Words that are described in this section.




FIGURE 37-5: EXTERNAL RESET TIMING CHARACTERISTICS

TABLE 37-24: RESETS TIMING

AC CHA	NRACTER	ISTICS	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SY00	TPU	Power-up Period Internal Voltage Regulator Enabled	_	400	600	μS	_			
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles	_	_	_			
SY20	TMCLR	MCLR Pulse Width (low)	2	_	_	μS	_			
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	_			

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Characterized by design but not tested.

PIC32MZ En	nbedded	Connec	tivity wit	h Floatii	ng Point	Unit (EF	F) Family
NOTES:							