



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M-Class   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 180MHz  |
| Connectivity               | CANbus, Ethernet, I²C, PMP, SPI, SQI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT   |
| Number of I/O              | 46  |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V   |
| Data Converters            | A/D 24x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 64-TQFP   |
| Supplier Device Package    | 64-TQFP (10x10)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh064-e-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh064-e-pt</a> |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

**TABLE 1-1: ADC PINOUT I/O DESCRIPTIONS**

| Pin Name | Pin Number          |              |              |                       | Pin Type | Buffer Type | Description           |
|----------|---------------------|--------------|--------------|-----------------------|----------|-------------|-----------------------|
|          | 64-pin QFN/<br>TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/<br>LQFP |          |             |                       |
| AN0      | 16                  | 25           | A18          | 36                    | I        | Analog      | Analog Input Channels |
| AN1      | 15                  | 24           | A17          | 35                    | I        | Analog      |                       |
| AN2      | 14                  | 23           | A16          | 34                    | I        | Analog      |                       |
| AN3      | 13                  | 22           | A14          | 31                    | I        | Analog      |                       |
| AN4      | 12                  | 21           | A13          | 26                    | I        | Analog      |                       |
| AN5      | 23                  | 34           | B19          | 49                    | I        | Analog      |                       |
| AN6      | 24                  | 35           | A24          | 50                    | I        | Analog      |                       |
| AN7      | 27                  | 41           | A27          | 59                    | I        | Analog      |                       |
| AN8      | 28                  | 42           | B23          | 60                    | I        | Analog      |                       |
| AN9      | 29                  | 43           | A28          | 61                    | I        | Analog      |                       |
| AN10     | 30                  | 44           | B24          | 62                    | I        | Analog      |                       |
| AN11     | 10                  | 16           | B9           | 21                    | I        | Analog      |                       |
| AN12     | 6                   | 12           | B7           | 16                    | I        | Analog      |                       |
| AN13     | 5                   | 11           | A8           | 15                    | I        | Analog      |                       |
| AN14     | 4                   | 10           | B6           | 14                    | I        | Analog      |                       |
| AN15     | 3                   | 5            | A4           | 5                     | I        | Analog      |                       |
| AN16     | 2                   | 4            | B2           | 4                     | I        | Analog      |                       |
| AN17     | 1                   | 3            | A3           | 3                     | I        | Analog      |                       |
| AN18     | 64                  | 100          | A67          | 144                   | I        | Analog      |                       |
| AN19     | —                   | 9            | A7           | 13                    | I        | Analog      |                       |
| AN20     | —                   | 8            | B5           | 12                    | I        | Analog      |                       |
| AN21     | —                   | 7            | A6           | 11                    | I        | Analog      |                       |
| AN22     | —                   | 6            | B3           | 6                     | I        | Analog      |                       |
| AN23     | —                   | 1            | A2           | 1                     | I        | Analog      |                       |
| AN24     | —                   | 17           | A11          | 22                    | I        | Analog      |                       |
| AN25     | —                   | 18           | B10          | 23                    | I        | Analog      |                       |
| AN26     | —                   | 19           | A12          | 24                    | I        | Analog      |                       |
| AN27     | —                   | 28           | B15          | 39                    | I        | Analog      |                       |
| AN28     | —                   | 29           | A20          | 40                    | I        | Analog      |                       |
| AN29     | —                   | 38           | B21          | 56                    | I        | Analog      |                       |
| AN30     | —                   | 39           | A26          | 57                    | I        | Analog      |                       |
| AN31     | —                   | 40           | B22          | 58                    | I        | Analog      |                       |
| AN32     | —                   | 47           | B27          | 69                    | I        | Analog      |                       |
| AN33     | —                   | 48           | A32          | 70                    | I        | Analog      |                       |
| AN34     | —                   | 2            | B1           | 2                     | I        | Analog      |                       |
| AN35     | —                   | —            | A5           | 7                     | I        | Analog      |                       |

**Legend:** CMOS = CMOS-compatible input or output  
 ST = Schmitt Trigger input with CMOS levels  
 TTL = Transistor-transistor Logic input buffer

Analog = Analog input  
 O = Output  
 PPS = Peripheral Pin Select

P = Power  
 I = Input

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 4-1: BF<sub>x</sub>SEQ3: BOOT FLASH ‘x’ SEQUENCE WORD 3 REGISTER (‘x’ = 1 AND 2)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/P            | R/P            | R/P            | R/P            | R/P            | R/P            | R/P           | R/P           |
|           | CSEQ<15:8>     |                |                |                |                |                |               |               |
| 23:16     | R/P            | R/P            | R/P            | R/P            | R/P            | R/P            | R/P           | R/P           |
|           | CSEQ<7:0>      |                |                |                |                |                |               |               |
| 15:8      | R/P            | R/P            | R/P            | R/P            | R/P            | R/P            | R/P           | R/P           |
|           | TSEQ<15:8>     |                |                |                |                |                |               |               |
| 7:0       | R/P            | R/P            | R/P            | R/P            | R/P            | R/P            | R/P           | R/P           |
|           | TSEQ<7:0>      |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

P = Programmable bit

-n = Value at POR

‘1’ = Bit is set

U = Unimplemented bit, read as ‘0’

‘0’ = Bit is cleared

x = Bit is unknown

bit 31-16 **CSEQ<15:0>**: Boot Flash Complement Sequence Number bits

bit 15-0 **TSEQ<15:0>**: Boot Flash True Sequence Number bits

**Note:** The BF<sub>x</sub>SEQ0, BF<sub>x</sub>SEQ1, and BF<sub>x</sub>SEQ2 registers are used for Quad Word programming operation when programming the BF<sub>x</sub>SEQ3 registers, and do not contain any valid information.

## REGISTER 7-2: PRSS: PRIORITY SHADOW SELECT REGISTER

| Bit Range | Bit 31/23/15/7             | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3             | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------------------|----------------|----------------|----------------|----------------------------|----------------|---------------|---------------|
| 31:24     | R/W-0                      | R/W-0          | R/W-0          | R/W-0          | R/W-0                      | R/W-0          | R/W-0         | R/W-0         |
|           | PRI7SS<3:0> <sup>(1)</sup> |                |                |                | PRI6SS<3:0> <sup>(1)</sup> |                |               |               |
| 23:16     | R/W-0                      | R/W-0          | R/W-0          | R/W-0          | R/W-0                      | R/W-0          | R/W-0         | R/W-0         |
|           | PRI5SS<3:0> <sup>(1)</sup> |                |                |                | PRI4SS<3:0> <sup>(1)</sup> |                |               |               |
| 15:8      | R/W-0                      | R/W-0          | R/W-0          | R/W-0          | R/W-0                      | R/W-0          | R/W-0         | R/W-0         |
|           | PRI3SS<3:0>                |                |                |                | PRI2SS<3:0> <sup>(1)</sup> |                |               |               |
| 7:0       | R/W-0                      | R/W-0          | R/W-0          | R/W-0          | U-0                        | U-0            | U-0           | R/W-0         |
|           | PRI1SS<3:0> <sup>(1)</sup> |                |                |                | —                          | —              | —             | SS0           |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-28 **PRI7SS<3:0>**: Interrupt with Priority Level 7 Shadow Set bits<sup>(1)</sup>

1xxx = Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0)

0111 = Interrupt with a priority level of 7 uses Shadow Set 7

0110 = Interrupt with a priority level of 7 uses Shadow Set 6

•

•

•

0001 = Interrupt with a priority level of 7 uses Shadow Set 1

0000 = Interrupt with a priority level of 7 uses Shadow Set 0

bit 27-24 **PRI6SS<3:0>**: Interrupt with Priority Level 6 Shadow Set bits<sup>(1)</sup>

1xxx = Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0)

0111 = Interrupt with a priority level of 6 uses Shadow Set 7

0110 = Interrupt with a priority level of 6 uses Shadow Set 6

•

•

•

0001 = Interrupt with a priority level of 6 uses Shadow Set 1

0000 = Interrupt with a priority level of 6 uses Shadow Set 0

bit 23-20 **PRI5SS<3:0>**: Interrupt with Priority Level 5 Shadow Set bits<sup>(1)</sup>

1xxx = Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0)

0111 = Interrupt with a priority level of 5 uses Shadow Set 7

0110 = Interrupt with a priority level of 5 uses Shadow Set 6

•

•

•

0001 = Interrupt with a priority level of 5 uses Shadow Set 1

0000 = Interrupt with a priority level of 5 uses Shadow Set 0

bit 19-16 **PRI4SS<3:0>**: Interrupt with Priority Level 4 Shadow Set bits<sup>(1)</sup>

1xxx = Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0)

0111 = Interrupt with a priority level of 4 uses Shadow Set 7

0110 = Interrupt with a priority level of 4 uses Shadow Set 6

•

•

•

0001 = Interrupt with a priority level of 4 uses Shadow Set 1

0000 = Interrupt with a priority level of 4 uses Shadow Set 0

**Note 1:** These bits are ignored if the MVEC bit (INTCON<12>) = 0.

**TABLE 11-1: USB REGISTER MAP 1 (CONTINUED)**

| Virtual Address<br>(BF8E #) | Register Name | Bit Range | Bits          |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | Size<br>All Reset |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|-----------------------------|---------------|-----------|---------------|---------------|-------|----------------|---------------|--------|--------|---------------|---------------|----------|---------------|---------------|---------------|---------|---------|------|-------------------|------|------|------|--|--|--|------|--|--|--|--|--|--|--|--|
|                             |               |           | 31/15         | 30/14         | 29/13 | 28/12          | 27/11         | 26/10  | 25/9   | 24/8          | 23/7          | 22/6     | 21/5          | 20/4          | 19/3          | 18/2    | 17/1    | 16/0 |                   |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3028                        | USB FIFO2     | 31:16     | DATA<31:16>   |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DATA<15:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 302C                        | USB FIFO3     | 31:16     | DATA<31:16>   |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DATA<15:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3030                        | USB FIFO4     | 31:16     | DATA<31:16>   |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DATA<15:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3034                        | USB FIFO5     | 31:16     | DATA<31:16>   |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DATA<15:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3038                        | USB FIFO6     | 31:16     | DATA<31:16>   |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DATA<15:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 303C                        | USB FIFO7     | 31:16     | DATA<31:16>   |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DATA<15:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3060                        | USBOTG        | 31:16     | —             | —             | —     | RXDDB          | RXFIFOSZ<3:0> |        |        | —             | —             | —        | TXDDB         | TXFIFOSZ<3:0> |               |         | SESSION |      | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | TXEDMA | RXEDMA | BDEV          | FSDEV         | LSDEV    | VBUS<1:0>     | HOSTMODE      | HOSTREQ       | SESSION |         | 0080 |                   |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3064                        | USB FIFOA     | 31:16     | —             | —             | —     | RXFIFOAD<12:0> |               |        |        |               |               |          |               |               |               |         |         |      |                   |      |      | 0000 |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | TXFIFOAD<12:0> |               |        |        |               |               |          |               |               |               |         |         |      |                   |      |      | 0000 |  |  |  |      |  |  |  |  |  |  |  |  |
| 306C                        | USB HWVER     | 31:16     | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | —             | —             | —             | —       | —       | —    | 0000              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | RC            | VERMAJOR<4:0> |       |                |               |        |        | VERMINOR<9:0> |               |          |               |               |               |         |         |      |                   | 0800 |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3078                        | USB INFO      | 31:16     | VPLEN<7:0>    |               |       |                |               |        |        |               | WTCON<3:0>    |          |               |               | WTID<3:0>     |         |         |      | 3C5C              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | DMACHANS<3:0> |               |       |                | RAMBITS<3:0>  |        |        |               | RXENDPTS<3:0> |          |               |               | TXENDPTS<3:0> |         |         |      | 8C77              |      |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 307C                        | USB EOFRST    | 31:16     | —             | —             | —     | —              | —             | NRSTX  | NRST   | LSEOF<7:0>    |               |          |               |               |               |         |         |      |                   |      |      |      |  |  |  | 0072 |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | FSEOF<7:0>    |               |       |                |               |        |        |               |               |          |               |               |               |         |         |      |                   | 7780 |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3080                        | USB E0TXA     | 31:16     | —             | TXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | TXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | TXFADDR<6:0>  |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3084                        | USB E0RXA     | 31:16     | —             | RXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | RXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | —             | —             | —             | —       | —       | —    | —                 | 0000 |      |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3088                        | USB E1TXA     | 31:16     | —             | TXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | TXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | TXFADDR<6:0>  |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 308C                        | USB E1RXA     | 31:16     | —             | RXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | RXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | RXFADDR<6:0>  |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3090                        | USB E2TXA     | 31:16     | —             | TXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | TXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | TXFADDR<6:0>  |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3094                        | USB E2RXA     | 31:16     | —             | RXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | RXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | RXFADDR<6:0>  |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
| 3098                        | USB E3TXA     | 31:16     | —             | TXHUBPRT<6:0> |       |                |               |        |        |               |               | MULTTRAN | TXHUBADD<6:0> |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |
|                             |               | 15:0      | —             | —             | —     | —              | —             | —      | —      | —             | —             | —        | TXFADDR<6:0>  |               |               |         |         |      |                   |      | 0000 |      |  |  |  |      |  |  |  |  |  |  |  |  |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** Device mode.

**Note 2:** Host mode.

**Note 3:** Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0).

**Note 4:** Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7).

TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP

| Virtual Address<br>(BF80_#) | Register<br>Name | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |      |      |      | All Resets |
|-----------------------------|------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------------|
|                             |                  |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0       |
| 1404                        | INT1R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1408                        | INT2R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 140C                        | INT3R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1410                        | INT4R            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1418                        | T2CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 141C                        | T3CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1420                        | T4CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1424                        | T5CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1428                        | T6CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 142C                        | T7CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1430                        | T8CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1434                        | T9CKR            | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1438                        | IC1R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 143C                        | IC2R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
| 1440                        | IC3R             | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |
|                             |                  | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register is not available on 64-pin devices.

**Note 2:** This register is not available on devices without a CAN module.

# **PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family**

---

---

**NOTES:**

## REGISTER 20-7: SQI1INTTHR: SQI INTERRUPT THRESHOLD REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | TXINTTHR<4:0>  |                |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | RXINTTHR<4:0>  |                |                |               |               |

### Legend:

R = Readable bit  
-n = Value at POR

W = Writable bit  
'1' = Bit is set

U = Unimplemented bit, read as '0'  
'0' = Bit is cleared x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **TXINTTHR<4:0>:** Transmit Interrupt Threshold bits

A transmit interrupt is set when the transmit FIFO has more space than the set number of bytes. For 16-bit mode, the value should be a multiple of 2.

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RXINTTHR<4:0>:** Receive Interrupt Threshold bits

A receive interrupt is set when the receive FIFO count is larger than or equal to the set number of bytes. For 16-bit mode, the value should be multiple of 2.

## REGISTER 25-5: ALRMTIME: ALARM TIME VALUE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | HR10<3:0>      |                |                |                | HR01<3:0>      |                |               |               |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | MIN10<3:0>     |                |                |                | MIN01<3:0>     |                |               |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | SEC10<3:0>     |                |                |                | SEC01<3:0>     |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-28 **HR10<3:0>**: Binary Coded Decimal value of hours bits, 10 digits; contains a value from 0 to 2

bit 27-24 **HR01<3:0>**: Binary Coded Decimal value of hours bits, 1 digit; contains a value from 0 to 9

bit 23-20 **MIN10<3:0>**: Binary Coded Decimal value of minutes bits, 10 digits; contains a value from 0 to 5

bit 19-16 **MIN01<3:0>**: Binary Coded Decimal value of minutes bits, 1 digit; contains a value from 0 to 9

bit 15-12 **SEC10<3:0>**: Binary Coded Decimal value of seconds bits, 10 digits; contains a value from 0 to 5

bit 11-8 **SEC01<3:0>**: Binary Coded Decimal value of seconds bits, 1 digit; contains a value from 0 to 9

bit 7-0 **Unimplemented**: Read as '0'

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

## REGISTER 27-5: RNGSEEDx: TRUE RANDOM NUMBER GENERATOR SEED REGISTER ‘x’ ('x' = 1 OR 2)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | SEED<31:24>    |                |                |                |                |                |               |               |
| 23:16     | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | SEED<23:16>    |                |                |                |                |                |               |               |
| 15:8      | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | SEED<15:8>     |                |                |                |                |                |               |               |
| 7:0       | R-0            | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | SEED<7:0>      |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31:0 **SEED<31:0>**: TRNG MSb/LSb Value bits (RNGSEED1 = LSb, RNGSEED2 = MSb)

## REGISTER 27-6: RNGCNT: TRUE RANDOM NUMBER GENERATOR COUNT REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | RCNT<6:0>      |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared


x = Bit is unknown

bit 31:7 **Unimplemented**: Read as '0'

bit 6:0 **RCNT<6:0>**: Number of Valid TRNG MSB 32 bits

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**FIGURE 28-1: ADC BLOCK DIAGRAM**



## REGISTER 28-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER

|         |  |
|---------|--|
| bit 9   | <b>STRGEN1:</b> ADC1 Presynchronized Triggers bit<br>1 = ADC1 uses presynchronized triggers<br>0 = ADC1 does not use presynchronized triggers  |
| bit 8   | <b>STRGEN0:</b> ADC0 Presynchronized Triggers bit<br>1 = ADC0 uses presynchronized triggers<br>0 = ADC0 does not use presynchronized triggers  |
| bit 7-5 | <b>Unimplemented:</b> Read as '0'  |
| bit 4   | <b>SSAMPEN4:</b> ADC4 Synchronous Sampling bit<br>1 = ADC4 uses synchronous sampling for the first sample after being idle or disabled<br>0 = ADC4 does not use synchronous sampling |
| bit 3   | <b>SSAMPEN3:</b> ADC3 Synchronous Sampling bit<br>1 = ADC3 uses synchronous sampling for the first sample after being idle or disabled<br>0 = ADC3 does not use synchronous sampling |
| bit 2   | <b>SSAMPEN2:</b> ADC2 Synchronous Sampling bit<br>1 = ADC2 uses synchronous sampling for the first sample after being idle or disabled<br>0 = ADC2 does not use synchronous sampling |
| bit 1   | <b>SSAMPEN1:</b> ADC1 Synchronous Sampling bit<br>1 = ADC1 uses synchronous sampling for the first sample after being idle or disabled<br>0 = ADC1 does not use synchronous sampling |
| bit 0   | <b>SSAMPEN0:</b> ADC0 Synchronous Sampling bit<br>1 = ADC0 uses synchronous sampling for the first sample after being idle or disabled<br>0 = ADC0 does not use synchronous sampling |

## REGISTER 28-32: ADCANCON: ADC ANALOG WARM-UP CONTROL REGISTER (CONTINUED)

- bit 7      **ANEN7:** Shared ADC (ADC7) Analog and Bias Circuitry Enable bit  
1 = Analog and bias circuitry enabled. Once the analog and bias circuit is enabled, the ADC module needs a warm-up time, as defined by the WKUPCLKCNT<3:0> bits.  
0 = Analog and bias circuitry disabled
- bit 5-6     **Unimplemented:** Read as '0'
- bit 4-0     **ANEN4:ANENO:** ADC4-ADC0 Analog and Bias Circuitry Enable bits  
1 = Analog and bias circuitry enabled. Once the analog and bias circuit is enabled, the ADC module needs a warm-up time, as defined by the WKUPCLKCNT<3:0> bits.  
0 = Analog and bias circuitry disabled

## REGISTER 29-14: CiFLTCON4: CAN FILTER CONTROL REGISTER 4 (CONTINUED)

- bit 15    **FLTEN17:** Filter 13 Enable bit  
1 = Filter is enabled  
0 = Filter is disabled
- bit 14-13    **MSEL17<1:0>:** Filter 17 Mask Select bits  
11 = Acceptance Mask 3 selected  
10 = Acceptance Mask 2 selected  
01 = Acceptance Mask 1 selected  
00 = Acceptance Mask 0 selected
- bit 12-8    **FSEL17<4:0>:** FIFO Selection bits  
11111 = Message matching filter is stored in FIFO buffer 31  
11110 = Message matching filter is stored in FIFO buffer 30  
•  
•  
•  
00001 = Message matching filter is stored in FIFO buffer 1  
00000 = Message matching filter is stored in FIFO buffer 0
- bit 7    **FLTEN16:** Filter 16 Enable bit  
1 = Filter is enabled  
0 = Filter is disabled
- bit 6-5    **MSEL16<1:0>:** Filter 16 Mask Select bits  
11 = Acceptance Mask 3 selected  
10 = Acceptance Mask 2 selected  
01 = Acceptance Mask 1 selected  
00 = Acceptance Mask 0 selected
- bit 4-0    **FSEL16<4:0>:** FIFO Selection bits  
11111 = Message matching filter is stored in FIFO buffer 31  
11110 = Message matching filter is stored in FIFO buffer 30  
•  
•  
•  
00001 = Message matching filter is stored in FIFO buffer 1  
00000 = Message matching filter is stored in FIFO buffer 0

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## REGISTER 29-17: CiFLTCON7: CAN FILTER CONTROL REGISTER 7 (CONTINUED)

- bit 15 **FLTEN29:** Filter 29 Enable bit  
1 = Filter is enabled  
0 = Filter is disabled
- bit 14-13 **MSEL29<1:0>:** Filter 29 Mask Select bits  
11 = Acceptance Mask 3 selected  
10 = Acceptance Mask 2 selected  
01 = Acceptance Mask 1 selected  
00 = Acceptance Mask 0 selected
- bit 12-8 **FSEL29<4:0>:** FIFO Selection bits  
11111 = Message matching filter is stored in FIFO buffer 31  
11110 = Message matching filter is stored in FIFO buffer 30  
•  
•  
•  
00001 = Message matching filter is stored in FIFO buffer 1  
00000 = Message matching filter is stored in FIFO buffer 0
- bit 7 **FLTEN28:** Filter 28 Enable bit  
1 = Filter is enabled  
0 = Filter is disabled
- bit 6-5 **MSEL28<1:0>:** Filter 28 Mask Select bits  
11 = Acceptance Mask 3 selected  
10 = Acceptance Mask 2 selected  
01 = Acceptance Mask 1 selected  
00 = Acceptance Mask 0 selected
- bit 4-0 **FSEL28<4:0>:** FIFO Selection bits  
11111 = Message matching filter is stored in FIFO buffer 31  
11110 = Message matching filter is stored in FIFO buffer 30  
•  
•  
•  
00001 = Message matching filter is stored in FIFO buffer 1  
00000 = Message matching filter is stored in FIFO buffer 0

**Note:** The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

## REGISTER 29-18: CiRXFn: CAN ACCEPTANCE FILTER ‘n’ REGISTER 7 (‘n’ = 0-31)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | SID<10:3>      |                |                |                |                |                |               |               |
| 23:16     | R/W-x          | R/W-x          | R/W-x          | U-0            | R/W-0          | U-0            | R/W-x         | R/W-x         |
|           | SID<2:0>       |                |                | —              | EXID           | —              | EID<17:16>    |               |
| 15:8      | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | EID<15:8>      |                |                |                |                |                |               |               |
| 7:0       | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x          | R/W-x         | R/W-x         |
|           | EID<7:0>       |                |                |                |                |                |               |               |

### Legend:

|                   |                  |                                    |
|-------------------|------------------|------------------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared               |
|                   |                  | x = Bit is unknown                 |

bit 31-21 **SID<10:0>**: Standard Identifier bits

1 = Message address bit SIDx must be '1' to match filter  
0 = Message address bit SIDx must be '0' to match filter

bit 20 **Unimplemented**: Read as '0'

bit 19 **EXID**: Extended Identifier Enable bits

1 = Match only messages with extended identifier addresses  
0 = Match only messages with standard identifier addresses

bit 18 **Unimplemented**: Read as '0'

bit 17-0 **EID<17:0>**: Extended Identifier bits

1 = Message address bit EIDx must be '1' to match filter  
0 = Message address bit EIDx must be '0' to match filter

**Note:** This register can only be modified when the filter is disabled (FLTENn = 0).

## REGISTER 30-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | PMCS<15:8>     |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | PMCS<7:0>      |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31:16    **Unimplemented:** Read as '0'

bit 15:8    **PMCS<15:8>:** Pattern Match Checksum 1 bits

bit 7:0    **PMCS<7:0>:** Pattern Match Checksum 0 bits

**Note 1:** This register is only used for RX operations.

**2:** The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

## REGISTER 30-10: ETPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | PMO<15:8>      |                |                |                |                |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | PMO<7:0>       |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31:16    **Unimplemented:** Read as '0'

bit 15:0    **PMO<15:0>:** Pattern Match Offset 1 bits

**Note 1:** This register is only used for RX operations.

**2:** The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

## REGISTER 30-39: EMAC1SA2: ETHERNET CONTROLLER MAC STATION ADDRESS 2 REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P         | R/W-P         |
|           | STNADDR2<7:0>  |                |                |                |                |                |               |               |
| 7:0       | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P          | R/W-P         | R/W-P         |
|           | STNADDR1<7:0>  |                |                |                |                |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

P = Programmable bit

-n = Value at POR

'1' = Bit is set

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Reserved**: Maintain as '0'; ignore read

bit 15-8 **STNADDR2<7:0>**: Station Address Octet 2 bits

These bits hold the second transmitted octet of the station address.

bit 7-0 **STNADDR1<7:0>**: Station Address Octet 1 bits

These bits hold the most significant (first transmitted) octet of the station address.


- Note 1:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.
- 2:** This register is loaded at reset from the factory preprogrammed station address.

**TABLE 37-26: TIMER2-TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS**

| AC CHARACTERISTICS |           |  | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)           |      |         |                               |  |
|--------------------|-----------|--|--|------|---------|-------------------------------|--|
| Param.<br>No.      | Symbol    | Characteristics <sup>(1)</sup>                         | Min.   | Max. | Units   | Conditions                    |  |
| TB10               | TTxH      | TxCK High Time Synchronous, with prescaler             | $[(12.5 \text{ ns or } 1 \text{ TPBCLK3}) / N] + 25 \text{ ns}$                    | —    | ns      | Must also meet parameter TB15 | N = prescale value (1, 2, 4, 8, 16, 32, 64, 256) |
| TB11               | TTxL      | TxCK Low Time Synchronous, with prescaler              | $[(12.5 \text{ ns or } 1 \text{ TPBCLK3}) / N] + 25 \text{ ns}$                    | —    | ns      | Must also meet parameter TB15 |  |
| TB15               | TTxP      | TxCK Input Period Synchronous, with prescaler          | $[(\text{Greater of } [25 \text{ ns or } 2 \text{ TPBCLK3}]) / N] + 30 \text{ ns}$ | —    | ns      | VDD > 2.7V                    |  |
|                    |           |  | $[(\text{Greater of } [25 \text{ ns or } 2 \text{ TPBCLK3}]) / N] + 50 \text{ ns}$ | —    | ns      | VDD < 2.7V                    |  |
| TB20               | TCKEXTMRL | Delay from External TxCK Clock Edge to Timer Increment | —  | 1    | TPBCLK3 | —                             | —  |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**FIGURE 37-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS**




**Note:** Refer to Figure 37-1 for load conditions.

**TABLE 37-27: INPUT CAPTURE MODULE TIMING REQUIREMENTS**


| AC CHARACTERISTICS |        |                                | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated) |      |       |                                |                               |
|--------------------|--------|--------------------------------|--|------|-------|--------------------------------|-------------------------------|
| Param.<br>No.      | Symbol | Characteristics <sup>(1)</sup> | Min.   | Max. | Units | Conditions                     |                               |
| IC10               | TcCL   | ICx Input Low Time             | $[(12.5 \text{ ns or } 1 \text{ TPBCLK3}) / N] + 25 \text{ ns}$          | —    | ns    | Must also meet parameter IC15. | N = prescale value (1, 4, 16) |
| IC11               | TccH   | ICx Input High Time            | $[(12.5 \text{ ns or } 1 \text{ TPBCLK3}) / N] + 25 \text{ ns}$          | —    | ns    | Must also meet parameter IC15. |                               |
| IC15               | TccP   | ICx Input Period               | $[(25 \text{ ns or } 2 \text{ TPBCLK3}) / N] + 50 \text{ ns}$            | —    | ns    | —                              | —                             |

**Note 1:** These parameters are characterized, but not tested in manufacturing.

**FIGURE 37-14: SQI SERIAL INPUT TIMING CHARACTERISTICS**



**FIGURE 37-15: SQI SERIAL OUTPUT TIMING CHARACTERISTICS**



---

---

## Worldwide Sales and Service

---

**AMERICAS**

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**

Tel: 512-257-3370

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**

Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Novi, MI  
Tel: 248-848-4000

**Houston, TX**

Tel: 281-894-5983

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**

Tel: 631-435-6000

**San Jose, CA**

Tel: 408-735-9110

**Canada - Toronto**

Tel: 905-695-1980  
Fax: 905-695-2078

**ASIA/PACIFIC**

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon  
**Hong Kong**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Dongguan**

Tel: 86-769-8702-9880

**China - Guangzhou**

Tel: 86-20-8755-8029

**China - Hangzhou**

Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116

**China - Hong Kong SAR**

Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**

Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**

Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**

Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**

Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**

Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**

Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**

Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

**ASIA/PACIFIC**

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130  
**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065

Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870

Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

**EUROPE**

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400  
**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820