

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Ξ·ΧΕΙ

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh064-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	<sup>-piii</sup>   TOFP/   Type   Type		Description	
	•	•		•	PO	RTD	·
RD0	46	71	A48	104	I/O	ST	PORTD is a bidirectional I/O port
RD1	49	76	A52	109	I/O	ST	
RD2	50	77	B42	110	I/O	ST	
RD3	51	78	A53	111	I/O	ST	
RD4	52	81	A56	118	I/O	ST	
RD5	53	82	B46	119	I/O	ST	
RD6	—	_	A57	120	I/O	ST	
RD7	—	_	B47	121	I/O	ST	
RD9	43	68	B38	97	I/O	ST	
RD10	44	69	A46	98	I/O	ST	
RD11	45	70	B39	99	I/O	ST	
RD12	—	79	B43	112	I/O	ST	
RD13	—	80	A54	113	I/O	ST	
RD14	—	47	B27	69	I/O	ST	
RD15	—	48	A32	70	I/O	ST	
					PO	RTE	
RE0	58	91	B52	135	I/O	ST	PORTE is a bidirectional I/O port
RE1	61	94	A64	138	I/O	ST	
RE2	62	98	A66	142	I/O	ST	
RE3	63	99	B56	143	I/O	ST	
RE4	64	100	A67	144	I/O	ST	
RE5	1	3	A3	3	I/O	ST	
RE6	2	4	B2	4	I/O	ST	
RE7	3	5	A4	5	I/O	ST	
RE8	—	18	B10	23	I/O	ST	
RE9		19	A12	24	I/O	ST	
					PC	RTF	
RF0	56	85	A59	124	I/O	ST	PORTF is a bidirectional I/O port
RF1	57	86	B49	125	I/O	ST	
RF2		57	B31	79	I/O	ST	
RF3	38	56	A38	78	I/O	ST	
RF4	41	64	B36	90	I/O	ST	
RF5	42	65	A44	91	I/O	ST	
RF8	_	58	A39	80	I/O	ST	]
RF12	—	40	B22	58	I/O	ST	
RF13	—	39	A26	57	I/O	ST	
Legend:	CMOS = C	MOS-comp	atible input	t or output		Analog =	Analog input P = Power

#### **TABLE 1-6:** PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS (CONTINUED)

CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output PPS = Peripheral Pin Select P = Power I = Input

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					J	ΓAG	
ТСК	27	38	B21	56	I	ST	JTAG Test Clock Input Pin
TDI	28	39	A26	57	I	ST	JTAG Test Data Input Pin
TDO	24	40	B22	58	0	—	JTAG Test Data Output Pin
TMS	23	17	A11	22	I	ST	JTAG Test Mode Select Pin
	•	•	•		Tr	ace	•
TRCLK	57	89	A61	129	0	_	Trace Clock
TRD0	58	97	B55	141	0	—	Trace Data bits 0-3
TRD1	61	96	A65	140	0	—	
TRD2	62	95	B54	139	0	—	
TRD3	63	90	B51	130	0	—	
				Pro	grammiı	ng/Debugg	ing
PGED1	16	25	A18	36	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1
PGEC1	15	24	A17	35	Ι	ST	Clock input pin for Programming/Debugging Communication Channel 1
PGED2	18	27	A19	38	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 2
PGEC2	17	26	B14	37	Ι	ST	Clock input pin for Programming/Debugging Communication Channel 2
MCLR	9	15	A10	20	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.
Legend:	CMOS = CI ST = Schm TTL = Trans	itt Trigger ir	put with C	MOS level		O = Outp	Analog input P = Power ut I = Input eripheral Pin Select

#### **TABLE 1-22:** JTAG, TRACE, AND PROGRAMMING/DEBUGGING PINOUT I/O DESCRIPTIONS

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24					FS			
00:40	R/W-x	R/W-x	R/W-x	R-0	R-1	R-1	R/W-x	R/W-x
23:16	FCC<0>	FO	FN	MAC2008	ABS2008	NAN2008	CAUSE<5:4>	
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		CAUSE	.2.0.			ENABLE	S<4:1>	
		CAUSE	<3.0>		V	Z	0	U
	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7:0	ENABLES<0>			FLAGS<4:0>			DM	-1.0
	I	V	Z	0	U		RM<1:0>	

#### REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-25 FCC<7:1>: Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

#### bit 24 **FS:** Flush to Zero control bit

1 = Denormal input operands are flushed to zero. Tiny results are flushed to either zero or the applied format's smallest normalized number (MinNorm) depending on the rounding mode settings.
 0 = Denormal input operands result in an Unimplemented Operation exception.

#### bit 23 FCC<0>: Floating Point Condition Code bits

These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

- bit 22 **FO:** Flush Override Control bit
  - 1 = The intermediate result is kept in an internal format, which can be perceived as having the usual mantissa precision but with unlimited exponent precision and without forcing to a specific value or taking an exception.
  - 0 = Handling of Tiny Result values depends on setting of the FS bit.

#### bit 21 FN: Flush to Nearest Control bit

- 1 = Final result is rounded to either zero or 2E\_min (MinNorm), whichever is closest when in Round to Nearest (RN) rounding mode. For other rounding modes, a final result is given as if FS was set to 1.
   0 = Handling of Tiny Result values depends on setting of the FS bit.
- bit 20 MAC2008: Fused Multiply Add mode control bit
  - 0 = Unfused multiply-add. Intermediary multiplication results are rounded to the destination format.
- bit 19 ABS2008: Absolute value format control bit
  - 1 = ABS.fmt and NEG.fmt instructions compliant with IEEE Standard 754-2008. The ABS and NEG functions accept QNAN inputs without trapping.
- bit 18 NAN2008: NaN Encoding control bit
  - 1 = Quiet and signaling NaN encodings recommended by the IEEE Standard 754-2008. A quiet NaN is encoded with the first bit of the fraction being 1 and a signaling NaN is encoded with the first bit of the fraction being 0.

#### bit 17-12 CAUSE<5:0>: FPU Exception Cause bits

These bits indicated the exception conditions that arise during execution of an FPU arithmetic instruction.

bit 17 E: Unimplemented Operation bit

Big S         Z         Bit S         CHO         CHO </th <th>-</th> <th>_E 4-3: B</th> <th></th> <th>FLAST</th> <th colspan="10">-LASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY</th>	-	_E 4-3: B		FLAST	-LASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY															
FF40       ABF2DEVCFG3       31:0       xx         FF44       ABF2DEVCFG3       31:0       xx         FF44       ABF2DEVCF60       31:0       xx         FF44       ABF2DEVCF60       31:0       xx         FF50       ABF2DEVCP2       31:0       xx         FF54       ABF2DEVCP2       31:0       xx         FF54       ABF2DEVCP1       31:0       xx         FF56       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF66       ABF2DEVSIGN3       31:0       xx         FF60       BF2DEVCFG3       31:0       xx         FF60       BF2DEVCP3       31:0       xx         FF60       BF2DEVCP1	SS																			
FF44         ABF2DEVCFG2         31:0           FF46         ABF2DEVCFG3         31:0           FF50         ABF2DEVCFG3         31:0           FF54         ABF2DEVCF3         31:0           FF54         ABF2DEVCF1         31:0           FF56         ABF2DEVCF03         31:0           FF56         ABF2DEVCP1         31:0           FF56         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVCF62         31:0           FF60         BF2DEVCF63         31:0           FF60         BF2DEVCF61         31:0           FF60         BF2DEVCF1         31:0           FF60         BF2DEVCP1         31:0           FF60         BF2DEVCP1         31:0           FF60	Virtual Addre (BFC6_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
FF48         ABF2DEVCFG1         31:0           FF44         ABF2DEVCFG3         31:0           FF54         ABF2DEVCP2         31:0           FF54         ABF2DEVCP2         31:0           FF56         ABF2DEVCP3         31:0           FF64         ABF2DEVCP63         31:0           FF64         ABF2DEVSIGN3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCF63         31:0           FF60 </td <td>FF40</td> <td>ABF2DEVCFG3</td> <td>31:0</td> <td></td> <td>xxxx</td>	FF40	ABF2DEVCFG3	31:0																	xxxx
F4C         AB72DEVCPG0         31:0           F750         AB72DEVCP2         31:0           F754         AB72DEVCP2         31:0           F758         AB72DEVCP2         31:0           F760         AB72DEVCP2         31:0           F760         AB72DEVSIGN3         31:0           F760         BF2DEVCPG3         31:0           F760         BF2DEVCP3         31:0           F760         BF2DEVCP3         31:0           F760         BF2DEVCP3         31:0           F760	FF44	ABF2DEVCFG2	31:0																	xxxx
FF60         ABF2DEVCP3         31:0	FF48	ABF2DEVCFG1	31:0																	xxxx
FF54         ABF2DEVCP2         31:0	FF4C	ABF2DEVCFG0	31:0																	xxxx
FF58         ABF2DEVCP1         31:0           FF56         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN2         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         ABF2DEVSIGN3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCFG3         31:0           FF60         BF2DEVCP2         31:0           FF00         BF2DEVCP1         31:0           FF00         BF2DEVCP2         31:0           FF60         BF2DEVSIGN3         31:0           FF60	FF50	ABF2DEVCP3	31:0																	XXXX
FF62       ABF2DEVCP1       31:0       31:0         FF60       ABF2DEVSIGN3       31:0       31:0         FF64       ABF2DEVSIGN3       31:0       31:0         FF64       ABF2DEVSIGN3       31:0       31:0         FF66       ABF2DEVSIGN3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF66       BF2DEVCFG3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF66       BF2DEVCFG3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF67       BF2DEVCFG3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVCF3       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60	-	-	31:0							Not	. Soo Tah	lo 31-2 for	the hit des	criptions						xxxx
FF60         ABF2DEVSIGN3         31:0         31:0           FF64         ABF2DEVSIGN2         31:0         31:0           FF62         ABF2DEVSIGN0         31:0         31:0           FF60         BF2DEVCFG3         31:0         31:0           FF62         BF2DEVCFG0         31:0         31:0           FF62         BF2DEVCFG0         31:0         31:0           FF62         BF2DEVCFG0         31:0         31:0           FF60         BF2DEVCF03         31:0         31:0           FF60         BF2DEVCP1         31:0         31:0           FF60         BF2DEVCP2         31:0         31:0           FF60         BF2DEVCP1         31:0         31:0           FF60         BF2DEVCP0         31:0         31:0           FF60         BF2DEVSIGN2         31:0         31:0           FF60         BF2DEVSIGN1         31:0         31:0	FF58	ABF2DEVCP1	31:0							Note	. Oee lab	10 34-2 10		suptions.						xxxx
FF64       ABF2DEVSIGN2       31:0       31:0         FF68       ABF2DEVSIGN1       31:0       31:0         FF60       ABF2DEVSIGN0       31:0       31:0         FF60       BF2DEVCFG2       31:0       31:0         FF64       BF2DEVCFG0       31:0       31:0         FF60       BF2DEVCFG0       31:0       31:0         FF60       BF2DEVCF03       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVCP3       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVCP1       31:0       31:0         FF60       BF2DEVSIGN3       31:0       31:0         FF60																				xxxx
FF68         ABF2DEVSIGN1         31:0         xxx           FF60         ABF2DEVSIGN0         31:0         xxx           FFC0         BF2DEVCFG3         31:0         xxx           FFC4         BF2DEVCFG1         31:0         xxx           FFC6         BF2DEVCFG0         31:0         xxx           FFC6         BF2DEVCFG2         31:0         xxx           FFC6         BF2DEVCF20         31:0         xxx           FFD0         BF2DEVCF22         31:0         xxx           FFD0         BF2DEVCP2         31:0         xxx           FFD0         BF2DEVCP2         31:0         xxx           FFE6         BF2DEVCP2         31:0         xxx           FFE6         BF2DEVCP3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN1         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           FFE6         BF2DEVSIGN3         31:0         xxx           F																				xxxx
FF6C         ABF2DEVSIGN0         31:0         xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx			31:0																	xxxx
FFC0         BF2DEVCFG3         31:0         xx           FFC4         BF2DEVCFG1         31:0         xx           FFC8         BF2DEVCFG1         31:0         xx           FFC0         BF2DEVCFG3         31:0         xx           FFD0         BF2DEVCP2         31:0         xx           FFD4         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP2         31:0         xx           FFD6         BF2DEVCP0         31:0         xx           FFE0         BF2DEVSIGN3         31:0         xx           FFE6         BF2DEVSIGN2         31:0         xx           FFE6         BF2DEVSIGN3         31:0         xx           FFE6         BF2DEVSIGN3         31:0         xx           FFE7         BF2DEVSIGN3         31:0         xx           FFE7         BF2DEVSIGN3         31:0         xx           FFF6         BF2DEVSIGN3         31:0         xx           FFF6         BF2DEVSIGN3         31:0         xx           FFF6         B																				xxxx
FFC4         BF2DEVCFG2         31:0           FFC8         BF2DEVCFG0         31:0           FFC0         BF2DEVCP3         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP2         31:0           FFD0         BF2DEVCP1         31:0           FFD0         BF2DEVCP1         31:0           FFE0         BF2DEVCP1         31:0           FFE0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN1         31:0           FFE7         BF2DEVSIGN0         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2SEQ3         31:16           FFE7         BF2SEQ2         31:16	FF6C	ABF2DEVSIGN0	31:0																	xxxx
FFC8         BF2DEVCFG1         31:0           FFC0         BF2DEVCP3         31:0           FFD4         BF2DEVCP2         31:0           FFD4         BF2DEVCP1         31:0           FFD6         BF2DEVCP2         31:0           FFD7         BF2DEVCP3         31:0           FFD8         BF2DEVCP1         31:0           FFD6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE7         BF2DEVSIGN0         31:0           FFF0         BF2SEQ3         31:16           FFF4         BF2SEQ2         31:16	FFC0	BF2DEVCFG3	31:0																	xxxx
FFCC         BF2DEVCFG0         31:0           FFD0         BF2DEVCP2         31:0           FFD4         BF2DEVCP2         31:0           FFD5         BF2DEVCP1         31:0           FFD6         BF2DEVSIGN3         31:0           FFD7         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF4         BF2SEQ2         31:16			31:0																	xxxx
FFD0         BF2DEVCP3         31:0           FFD4         BF2DEVCP2         31:0           FFD8         BF2DEVCP1         31:0           FFD0         BF2DEVCP0         31:0           FFE0         BF2DEVCP0         31:0           FFE4         BF2DEVSIGN3         31:0           FFE8         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE7         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:16           FFF6         BF2SEQ3         31:16           TSEQ<15:0>         x2           TSEQ<15:0>         x2           FFF4         BF2SEQ2         31:16			31:0																	xxxx
FFD4         BF2DEVCP2         31:0           FFD8         BF2DEVCP1         31:0           FFD0         BF2DEVCP0         31:0           FFE0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN2         31:0           FFE6         BF2DEVSIGN3         31:0           FFE6         BF2DEVSIGN3         31:0           FFE7         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2DEVSIGN0         31:0           FFF0         BF2DEVSIGN0         31:0           FFF0         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:16           FFF6         BF2SEQ3         31:16           FFF4         BF2SEQ2         31:16			31:0																	xxxx
FFD8         BF2DEVCP1         31:0           FFD0         BF2DEVCP0         31:0           FFE0         BF2DEVSIGN3         31:0           FFE4         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN1         31:0           FFE6         BF2DEVSIGN0         31:0           FFE7         BF2DEVSIGN0         31:0           FFF0         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2DEVSIGN0         31:0           FFF6         BF2SEQ3         31:16           TSEQ<15:0>         xx           FFF4         BF2SEQ2         31:16																				xxxx
FFD8       BF2DEVCP1       31:0         FFD0       BF2DEVCP0       31:0         FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN1       31:0         FFE6       BF2DEVSIGN2       31:0         FFE6       BF2DEVSIGN1       31:0         FFE6       BF2DEVSIGN0       31:0         FFE6       BF2DEVSIGN0       31:0         FFF6       BF2DEVSIGN0       31:16         CSEQ<15:0>         TSEQ<15:0>       x2         TSEQ<15:0>         TSEQ										Note	• See Tab	le 34-1 for	the hit des	criptions						xxxx
FFE0       BF2DEVSIGN3       31:0         FFE4       BF2DEVSIGN2       31:0         FFE8       BF2DEVSIGN1       31:0         FFE0       BF2DEVSIGN0       31:0         FFF0       BF2SEQ3       31:16         FFF4       BF2SEQ2       31:16       CSEQ<15:0>         FFF4       BF2SEQ2       31:16														suptiono.						XXXX
FFE4         BF2DEVSIGN2         31:0           FFE8         BF2DEVSIGN1         31:0           FFE0         BF2DEVSIGN0         31:0           FFF0         BF2SEQ3         31:16           FFF4         BF2SEQ2         31:16         CSEQ<15:0>           FFF4         BF2SEQ2         31:16																				xxxx
FFE8         BF2DEVSIGN1         31:0         xx           FFEC         BF2DEVSIGN0         31:0         xx           FFF0         BF2SEQ3         31:16         CSEQ<15:0>         xx           FFF4         BF2SEQ2         31:16																				xxxx
FFEC         BF2DEVSIGN0         31:0         xx           FFF0         BF2SEQ3         31:16         CSEQ<15:0>         xx           FFF4         BF2SEQ2         31:16         -         >         >																				xxxx
FFF0     BF2SEQ3     31:16     CSEQ<15:0>     xx       FFF4     BF2SEQ2     31:16      xx       FFF4     BF2SEQ2     31:16      xx       FFF4     BF2SEQ2     31:16       xx					XXXX															
FFF0     BF2SEQ3     TSEQ<15:0>     xx       FFF4     BF2SEQ2     31:16     -     -     -     -     -     -     -     -     xx	FFEC	BF2DEVSIGN0			XXXX															
Image: https://www.image: https://wwwwwwww.image: https://www.image: https://www.image: https://www.image: https://www.image: https://www.image: https://wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	FFFO	BE2SE03																		
FFF4 BF2SEQ2		5, 202 00	15:0		TSEQ<15:0> xxxx															
	EEE4	BE2SEO2	31:16	_	-	-	—	—	—	—	-	_	-	_	-	—	_	—	_	xxxx
	1114		15:0	—	—	—	—	—	—	—	_	—	—	—	—	—	—	_	—	xxxx

\_

|

—

\_

\_

Ι

\_

\_

\_

—

\_

\_

\_

\_

\_

|

\_

\_

\_

Ι

—

\_

#### TABLE 4-3: BOOT FLASH 2 SEQUENCE AND CONFIGURATION WORDS SUMMARY

Legend: 

—

Ι

—

\_

31:16

15:0

31:16

15:0

FFF8 BF2SEQ1

FFFC BF2SEQ0

\_

\_

—

\_

\_

\_

\_

\_

\_

Ι

—

\_

\_

\_

\_

\_

—

|

\_

\_

xxxx

xxxx

xxxx

xxxx

\_

|

—

\_

\_

\_

—

\_

\_

|

\_

\_

\_

Ι

\_

\_

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—		IP3<2:0>		IS3<	:1:0>
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.10	_	—	_		IP2<2:0>		IS2<	:1:0>
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.0	_	—	_		IP1<2:0>		IS1<	:1:0>
7:0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	—	_		IP0<2:0>	IS0<	:1:0>	

## REGISTER 7-7: IPCx: INTERRUPT PRIORITY CONTROL REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

# bit 31-29 Unimplemented: Read as '0'

bit 28-26	IP3<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 25-24	IS3<1:0>: Interrupt Subpriority bits
	11 = Interrupt subpriority is 3
	10 = Interrupt subpriority is 2
	01 = Interrupt subpriority is 1
	00 = Interrupt subpriority is 0
bit 23-21	
bit 20-18	IP2<2:0>: Interrupt Priority bits
	111 = Interrupt priority is 7
	•
	•
	010 = Interrupt priority is 2
	001 = Interrupt priority is 1
	000 = Interrupt is disabled
bit 17-16	IS2<1:0>: Interrupt Subpriority bits
	11 = Interrupt subpriority is 3
	10 = Interrupt subpriority is 2
	01 = Interrupt subpriority is 1 00 = Interrupt subpriority is 0
hit 15-13	Unimplemented: Read as '0'
5115-15	ommplemented. Read as 0
Note:	This register represents a generic defi

Note: This register represents a generic definition of the IPCx register. Refer to Table 7-2 for the exact bit definitions.

# TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

ss					/ /////////////////////////////////////			-		Bit		,							
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
15B0	DCH7ECON	31:16	<u>− − − − − − − CHAIRQ&lt;7:0&gt;</u> 00FI											00FF					
1300	DOINECON	15:0				CHSIR	Q<7:0>		-	-	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_			FF00
15C0	DCH7INT	31:16	—	—	—	—	—	—	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
1000		15:0	—	—	—	—	—	—	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
15D0	DCH7SSA	31:16								CHSSA-	<31:0>								0000
		15:0																	0000
15E0	DCH7DSA	31:16 15:0	CHDSA<31:0>																
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
15F0	DCH7SSIZ	15:0								CHSSIZ	<15:0>								0000
		31:16						_							_		_		0000
1600	DCH7DSIZ	15:0								CHDSIZ	<15:0>								0000
1010	DCH7SPTR	31:16	—	_	—	_	—	—	—	—	—	—	—	—	_	—	—	_	0000
1010	DCHISPIR	15:0								CHSPTR	<15:0>								0000
1620	DCH7DPTR	31:16	_	-		_			_	_		_	_					_	0000
1020	DOINDEIR	15:0								CHDPTR	<15:0>								0000
1630	DCH7CSIZ	31:16	—	_		_			_	-		_	—					_	0000
1030	DOINCOIL	15:0								CHCSIZ	<15:0>								0000
1640	DCH7CPTR	31:16	—	—	—	_	—	—	—	_	_	_	_	_	_	—	-	_	0000
1010		15:0								CHCPTR	<15:0>								0000
1650	DCH7DAT	31:16		—	—	—	—	—	—	—	—	—	_	—	—	—	—		0000
		15:0	0 CHPDAT<15:0> 0000																

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—	_	-	—	_	_	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16		—	_		—			—
45.0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	U-0	U-0
15:8	ON	—	_	SUSPEND	DMABUSY	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0		_		_	_			_

#### REGISTER 10-1: DMACON: DMA CONTROLLER CONTROL REGISTER

## Legend:

R = Readable bit	= Readable bit W = Writable bit		ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 **ON:** DMA On bit
  - 1 = DMA module is enabled
  - 0 = DMA module is disabled
- bit 14-13 Unimplemented: Read as '0'
- bit 12 SUSPEND: DMA Suspend bit
  - 1 = DMA transfers are suspended to allow CPU uninterrupted access to data bus
  - 0 = DMA operates normally
- bit 11 DMABUSY: DMA Module Busy bit
  - 1 = DMA module is active and is transferring data
  - 0 = DMA module is disabled and not actively transferring data
- bit 10-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31:24	CHSSA<31:24>									
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	CHSSA<23:16>									
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8				CHSSA<	<15:8>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0				CHSSA	<7:0>					

# REGISTER 10-10: DCHxSSA: DMA CHANNEL x SOURCE START ADDRESS REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHSSA<31:0> Channel Source Start Address bits Channel source start address. Note: This must be the physical address of the source.

Γ.

## REGISTER 10-11: DCHxDSA: DMA CHANNEL x DESTINATION START ADDRESS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31:24		CHDSA<31:24>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
23:16	CHDSA<23:16>										
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
15:8	CHDSA<15:8>										
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
7:0	CHDSA<7:0>										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CHDSA<31:0>: Channel Destination Start Address bits Channel destination start address.

Note: This must be the physical address of the destination.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0
31:24	VBUSERRIE	SESSRQIE	DISCONIE	CONNIE	SOFIE	RESETIE	RESUMEIE	SUSPIE
22.16	R-0, HS	R-0, HS	R-0, HS					
23:16	VBUSERRIF	SESSRQIF	DISCONIF	CONNIF	SOFIF	RESETIF	RESUMEIF	SUSPIF
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	—	—		—	—	—	—	—
7.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	U-0
7:0	EP7RXIE	EP6RXIE	EP5RXIE	EP4RXIE	EP3RXIE	EP2RXIE	EP1RXIE	

#### REGISTER 11-3: USBCSR2: USB CONTROL STATUS REGISTER 2

Legend:	HS = Hardware Set		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 30       SESSRQIE: Session Request Interrupt Enable bit         1 = Session request interrupt is enabled         0 = Session request interrupt is disabled         bit 29       DISCONIE: Device Disconnect Interrupt Enable bit         1 = Device disconnect interrupt is enabled         0 = Device connection Interrupt is disabled         bit 28       CONNIE: Device Connection Interrupt Enable bit         1 = Device connection Interrupt is enabled         0 = Device connection interrupt is disabled         bit 27       SOFIE: Start of Frame Interrupt Enable bit         1 = Start of Frame event interrupt is disabled         bit 26       RESETIE: Reset/Babble Interrupt Enable bit         1 = Interrupt when reset (Device mode) or Babble (Host mode) is enabled         0 = Reset/Babble interrupt is disabled         bit 25       RESUMEIE: Resume Interrupt Enable bit         1 = Resume signaling interrupt is enabled         0 = Resume signaling interrupt is disabled         bit 24       SUSPIE: Suspend Interrupt Enable bit         1 = Suspend signaling interrupt is disabled
<ul> <li>1 = Device disconnect interrupt is enabled</li> <li>0 = Device disconnect interrupt is disabled</li> <li>bit 28 CONNIE: Device Connection Interrupt Enable bit</li> <li>1 = Device connection interrupt is enabled</li> <li>0 = Device connection interrupt is disabled</li> <li>bit 27 SOFIE: Start of Frame Interrupt Enable bit</li> <li>1 = Start of Frame event interrupt is enabled</li> <li>0 = Start of Frame event interrupt is disabled</li> <li>bit 26 RESETIE: Reset/Babble Interrupt Enable bit</li> <li>1 = Interrupt when reset (<i>Device mode</i>) or Babble (<i>Host mode</i>) is enabled</li> <li>0 = Reset/Babble interrupt Enable bit</li> <li>1 = Interrupt when reset (<i>Device mode</i>) or Babble (<i>Host mode</i>) is enabled</li> <li>0 = Reset/Babble interrupt is disabled</li> <li>bit 25 RESUMEIE: Resume Interrupt Enable bit</li> <li>1 = Resume signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is disabled</li> <li>bit 23 VBUSERRIF: VBUS Error Interrupt bit</li> <li>1 = VBUS has dropped below the VBUS valid threshold during a session</li> </ul>
<ul> <li>1 = Device connection interrupt is enabled</li> <li>0 = Device connection interrupt is disabled</li> <li>bit 27 SOFIE: Start of Frame Interrupt Enable bit</li> <li>1 = Start of Frame event interrupt is enabled</li> <li>0 = Start of Frame event interrupt is disabled</li> <li>bit 26 RESETIE: Reset/Babble Interrupt Enable bit</li> <li>1 = Interrupt when reset (<i>Device mode</i>) or Babble (<i>Host mode</i>) is enabled</li> <li>0 = Reset/Babble interrupt is disabled</li> <li>bit 25 RESUMEIE: Resume Interrupt Enable bit</li> <li>1 = Resume signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is disabled</li> <li>bit 23 VBUSERRIF: VBUS Error Interrupt bit</li> <li>1 = VBUS has dropped below the VBUS valid threshold during a session</li> </ul>
<ul> <li>1 = Start of Frame event interrupt is enabled</li> <li>0 = Start of Frame event interrupt is disabled</li> <li>bit 26 RESETIE: Reset/Babble Interrupt Enable bit</li> <li>1 = Interrupt when reset (<i>Device mode</i>) or Babble (<i>Host mode</i>) is enabled</li> <li>0 = Reset/Babble interrupt is disabled</li> <li>bit 25 RESUMEIE: Resume Interrupt Enable bit</li> <li>1 = Resume signaling interrupt is enabled</li> <li>0 = Resume signaling interrupt is disabled</li> <li>bit 24 SUSPIE: Suspend Interrupt Enable bit</li> <li>1 = Suspend signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is disabled</li> <li>bit 23 VBUSERRIF: VBUS Error Interrupt bit</li> <li>1 = VBUS has dropped below the VBUS valid threshold during a session</li> </ul>
<ul> <li>1 = Interrupt when reset (<i>Device mode</i>) or Babble (<i>Host mode</i>) is enabled</li> <li>0 = Reset/Babble interrupt is disabled</li> <li>bit 25 RESUMEIE: Resume Interrupt Enable bit</li> <li>1 = Resume signaling interrupt is enabled</li> <li>0 = Resume signaling interrupt is disabled</li> <li>bit 24 SUSPIE: Suspend Interrupt Enable bit</li> <li>1 = Suspend signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is disabled</li> <li>bit 23 VBUSERRIF: VBUS Error Interrupt bit</li> <li>1 = VBUS has dropped below the VBUS valid threshold during a session</li> </ul>
1 = Resume signaling interrupt is enabled         0 = Resume signaling interrupt is disabled         bit 24       SUSPIE: Suspend Interrupt Enable bit         1 = Suspend signaling interrupt is enabled         0 = Suspend signaling interrupt is disabled         bit 23       VBUSERRIF: VBUS Error Interrupt bit         1 = VBUS has dropped below the VBUS valid threshold during a session
<ul> <li>1 = Suspend signaling interrupt is enabled</li> <li>0 = Suspend signaling interrupt is disabled</li> <li>bit 23 VBUSERRIF: VBUS Error Interrupt bit</li> <li>1 = VBUS has dropped below the VBUS valid threshold during a session</li> </ul>
1 = VBUS has dropped below the VBUS valid threshold during a session
bit 22 SESSRQIF: Session Request Interrupt bit 1 = Session request signaling has been detected 0 = No session request detected
<ul> <li>bit 21 DISCONIF: Device Disconnect Interrupt bit</li> <li>1 = In Host mode, indicates when a device disconnect is detected. In Device mode, indicates when session ends.</li> <li>0 = No device disconnect detected</li> </ul>
bit 20 <b>CONNIF:</b> Device Connection Interrupt bit 1 = In <i>Host mode</i> , indicates when a device connection is detected 0 = No device connection detected

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04-04	U-0	U-0	U-0	U-0	U-0	R-0, HS, HC	R-0, HS, HC	R/W-1, HS	
31:24	—	_	_	_	_	USBIF	USBRF	USBWKUP	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	—	_	_	_	_	_	_	—	
	r-1	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
15:8	—	—	—	—	—		USB IDOVEN	USB IDVAL	
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	PHYIDEN	VBUS MONEN	ASVAL MONEN	BSVAL MONEN	SEND MONEN	USBIE	USBRIE	USB WKUPEN	

## REGISTER 11-30: USBCRCON: USB CLOCK/RESET CONTROL REGISTER

# l egend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bi

bit 31-27	Unimplemented: Read as '0'
bit 26	<b>USBIF:</b> USB General Interrupt Flag bit 1 = An event on the USB Bus has occurred 0 = No interrupt from USB module or interrupts have not been enabled
bit 25	<ul> <li><b>USBRF:</b> USB Resume Flag bit</li> <li>1 = Resume from Suspend state. Device wake-up activity can be started.</li> <li>0 = No Resume activity detected during Suspend, or not in Suspend state</li> </ul>
bit 24	<b>USBWK:</b> USB Activity Status bit 1 = Connect, disconnect, or other activity on USB detected since last cleared 0 = No activity detected on USB
	<b>Note:</b> This bit should be cleared just prior to entering sleep, but it should be cleared just prior to entering sleep.
bit 23-14	Unimplemented: Read as '0'
bit 15	Reserved: Read as '1'
bit 14-10	Unimplemented: Read as '0'
bit 9	<b>USBIDOVEN:</b> USB ID Override Enable bit 1 = Enable use of USBIDVAL bit 0 = Disable use of USBIDVAL and instead use the PHY value
bit 8	USBIDVAL: USB ID Value bit 1 = ID override value is 1 0 = ID override value is 0
bit 7	PHYIDEN: PHY ID Monitoring Enable bit 1 = Enable monitoring of the ID bit from the USB PHY 0 = Disable monitoring of the ID bit from the USB PHY
bit 6	<b>VBUSMONEN:</b> VBUS Monitoring for OTG Enable bit 1 = Enable monitoring for VBUS in VBUS Valid range (between 4.4V and 4.75V) 0 = Disable monitoring for VBUS in VBUS Valid range
bit 5	<b>ASVALMONEN:</b> A-Device VBUS Monitoring for OTG Enable bit 1 = Enable monitoring for VBUS in Session Valid range for A-device (between 0.8V a 0 = Disable monitoring for VBUS in Session Valid range for A-device

- checked that no activity
- bi
- bi
- bi
- bi
- bi
- bi
  - and 2.0V)
  - 0 = Disable monitoring for VBUS in Session Valid range for A-device
- BSVALMONEN: B-Device VBUS Monitoring for OTG Enable bit bit 4
  - 1 = Enable monitoring for VBUS in Session Valid range for B-device (between 0.8V and 4.0V)
  - 0 = Disable monitoring for VBUS in Session Valid range for B-device

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24	-	-	_	_	_	-		—	
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16	-	_	_	_	_	_	—	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	PTEN<	:15:14>		PTEN<13:8>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	PTEN<7:0>								

#### REGISTER 23-6: PMAEN: PARALLEL PORT PIN ENABLE REGISTER

## Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 31-15 Unimplemented: Read as '0'

- bit 15-14 **PTEN<15:14>:** PMCS1 Strobe Enable bits
  - 1 = PMA15 and PMA14 function as either PMA<15:14> or PMCS1 and PMCS2<sup>(1)</sup>
     0 = PMA15 and PMA14 function as port I/O
- bit 13-2 **PTEN<13:2>:** PMP Address Port Enable bits
  - 1 = PMA<13:2> function as PMP address lines
    - 0 = PMA<13:2> function as port I/O
- bit 1-0 PTEN<1:0>: PMALH/PMALL Strobe Enable bits
  - 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL<sup>(2)</sup>
  - 0 = PMA1 and PMA0 pads function as port I/O
  - Note 1: The use of these pins as PMA15 and PMA14 or CS1 and CS2 is selected by the CSF<1:0> bits in the PMCON register.
    - 2: The use of these pins as PMA1/PMA0 or PMALH/PMALL depends on the Address/Data Multiplex mode selected by bits ADRMUX<1:0> in the PMCON register.

# 27.1 RNG Control Registers

# TABLE 27-2: RANDOM NUMBER GENERATOR (RNG) REGISTER MAP

ess										Bits	;								
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	RNGVER	31:16		ID<15:0>									xxxx						
0000	RNOVER	15:0		VERSION<7:0> REVISION<7:0> xx							xxxx								
6004	RNGCON	31:16	_		_		_	_	—	_		—	—	—	—		—	—	0000
0004	KNOCON	15:0	_			LOAD	TRNGMODE	CONT	PRNGEN	TRNGEN				PLEI	N<7:0>				0064
6008	RNGPOLY1	31:16		POLY<31:0>								FFFF							
0000	RINGFOLTT	15:0																	
600C	RNGPOLY2	31:16								POLY<3	1.0								FFFF
0000	KNGFOLI Z	15:0								FULIKS	01.02								0000
6010	RNGNUMGEN1	31:16								RNG<3	1.0>								FFFF
0010	RINGINOWIGEINT	15:0								KNOC3	1.0>								FFFF
6014	RNGNUMGEN2	31:16								RNG<3	1.0.								FFFF
0014	RINGINUWIGEINZ	15:0								RNG<3	1.0>								FFFF
6018	RNGSEED1	31:16									1.0.								0000
6018	RINGSEEDT	15:0								SEED<3	51:0>								0000
6010	RNGSEED2	31:16									21:0								0000
601C	RINGSEED2	15:0		SEED<31:0>							0000								
6020	RNGCNT	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
6020	RINGCINI	15:0	RCNT<6:0>								0000								

Legend: x = unknown value on Reset; -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

		t					-	1		
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
31.24	SID<10:3>									
22:46	R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x		
23:16		SID<2:0>		_	EXID	— EID<17:16>				
15:8	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
10.0	EID<15:8>									
7:0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x		
7.0	EID<7:0>									

#### **REGISTER 29-18:** CiRXFn: CAN ACCEPTANCE FILTER 'n' REGISTER 7 ('n' = 0-31)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Message address bit SIDx must be '1' to match filter
- 0 = Message address bit SIDx must be '0' to match filter
- bit 20 Unimplemented: Read as '0'
- bit 19 **EXID:** Extended Identifier Enable bits
  - 1 = Match only messages with extended identifier addresses
  - 0 = Match only messages with standard identifier addresses
- bit 18 Unimplemented: Read as '0'
- bit 17-0 EID<17:0>: Extended Identifier bits
  - 1 = Message address bit EIDx must be '1' to match filter
  - 0 = Message address bit EIDx must be '0' to match filter

**Note:** This register can only be modified when the filter is disabled (FLTENn = 0).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24	—	—	_	_	—	_	_	—			
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
23.10		—				_		_			
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1			
15.0	MACMAXF<15:8> <sup>(1)</sup>										
7:0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0			
7.0		MACMAXF<7:0> <sup>(1)</sup>									

#### REGISTER 30-28: EMAC1MAXF: ETHERNET CONTROLLER MAC MAXIMUM FRAME LENGTH REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 MACMAXF<15:0>: Maximum Frame Length bits<sup>(1)</sup> These bits reset to 0x05EE, which represents a maximum receive frame o

These bits reset to 0x05EE, which represents a maximum receive frame of 1518 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter/longer maximum length restriction is desired, program this 16-bit field.

**Note 1:** If a proprietary header is allowed, this bit should be adjusted accordingly. For example, if 4-byte headers are prepended to frames, MACMAXF could be set to 1527 octets. This would allow the maximum VLAN tagged frame plus the 4-byte header.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
31:24	—	—	—	—	—	—	DMAPRI <sup>(1)</sup>	CPUPRI <sup>(1)</sup>		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0		
23:16	—	—	—	—	—	—	ICACLK <sup>(1)</sup>	OCACLK <sup>(1)</sup>		
45.0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0		
15:8	—	—	IOLOCK <sup>(1)</sup>	PMDLOCK <sup>(1)</sup>	PGLOCK <sup>(1)</sup>	_	_	USBSSEN <sup>(1)</sup>		
7.0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	U-0	R/W-1		
7:0	IOANCPEN	—	ECCC	ON<1:0>	JTAGEN	TROEN	_	TDOEN		

## REGISTER 34-7: CFGCON: CONFIGURATION CONTROL REGISTER

## Legend:

U				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 31-26 Unimplemented: Read as '0'

DIT 31-26	Unimplemented: Read as 10 <sup>°</sup>
bit 25	DMAPRI: DMA Read and DMA Write Arbitration Priority to SRAM bit <sup>(1)</sup>
	1 = DMA gets High Priority access to SRAM
	0 = DMA uses Least Recently Serviced Arbitration (same as other initiators)
bit 24	<b>CPUPRI:</b> CPU Arbitration Priority to SRAM When Servicing an Interrupt bit <sup>(1)</sup>
	1 = CPU gets High Priority access to SRAM
	0 = CPU uses Least Recently Serviced Arbitration (same as other initiators)
bit 23-18	Unimplemented: Read as '0'
bit 17	ICACLK: Input Capture Alternate Clock Selection bit <sup>(1)</sup>
	<ul> <li>1 = Input Capture modules use an alternative Timer pair as their timebase clock</li> <li>0 = All Input Capture modules use Timer2/3 as their timebase clock</li> </ul>
bit 16	OCACLK: Output Compare Alternate Clock Selection bit <sup>(1)</sup>
	<ul> <li>1 = Output Compare modules use an alternative Timer pair as their timebase clock</li> <li>0 = All Output Compare modules use Timer2/3 as their timebase clock</li> </ul>
bit 15-14	Unimplemented: Read as '0'
bit 13	IOLOCK: Peripheral Pin Select Lock bit <sup>(1)</sup>
	<ul> <li>1 = Peripheral Pin Select is locked. Writes to PPS registers are not allowed</li> <li>0 = Peripheral Pin Select is not locked. Writes to PPS registers are allowed</li> </ul>
bit 12	PMDLOCK: Peripheral Module Disable bit <sup>(1)</sup>
	<ul> <li>1 = Peripheral module is locked. Writes to PMD registers are not allowed</li> <li>0 = Peripheral module is not locked. Writes to PMD registers are allowed</li> </ul>
bit 11	PGLOCK: Permission Group Lock bit <sup>(1)</sup>
	<ul> <li>1 = Permission Group registers are locked. Writes to PG registers are not allowed</li> <li>0 = Permission Group registers are not locked. Writes to PG registers are allowed</li> </ul>
bit 10-9	Unimplemented: Read as '0'
bit 8	USBSSEN: USB Suspend Sleep Enable bit <sup>(1)</sup>
	Enables features for USB PHY clock shutdown in Sleep mode.
	1 = USB PHY clock is shut down when Sleep mode is active
	0 = USB PHY clock continues to run when Sleep is active
Note 1:	To change this bit, the unlock sequence must be performed. Refer to Section 42. "O

e 1: To change this bit, the unlock sequence must be performed. Refer to **Section 42. "Oscillators with Enhanced PLL"** (DS60001250) in the *"PIC32 Family Reference Manual"* for details.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04-04	R	R	R	R	R	R	R	R		
31:24		VER<3	8:0> <sup>(1)</sup>		DEVID<27:24> <sup>(1)</sup>					
00.40	R	R	R	R	R	R	R	R		
23:16	DEVID<23:16> <sup>(1)</sup>									
45.0	R	R	R	R	R	R	R	R		
15:8	DEVID<15:8> <sup>(1)</sup>									
7.0	R	R	R	R	R	R	R	R		
7:0		DEVID<7:0> <sup>(1)</sup>								

## REGISTER 34-11: DEVID: DEVICE AND REVISION ID REGISTER

## Legend:

Legend.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits<sup>(1)</sup>

bit 27-0 DEVID<27:0>: Device ID<sup>(1)</sup>

Note 1: Refer to "PIC32 Embedded Connectivity with Floating Point Unit (EF) Family Silicon Errata and Data Sheet Clarification" (DS80000663) for a list of Revision and Device ID values.

## **REGISTER 34-12:** DEVSNx: DEVICE SERIAL NUMBER REGISTER 'x' ('x' = 0, 1)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
21.24	R	R	R	R	R	R	R	R		
31:24	SN<31:24>									
23:16	R	R	R	R	R	R	R	R		
23.10	SN<23:16>									
15:8	R	R	R	R	R	R	R	R		
15.6	SN<15:8>									
7:0	R	R	R	R	R	R	R	R		
7.0				SN<	:7:0>					

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 SN<31:0>: Device Unique Serial Number bits

## **39.1 DC Characteristics**

TABLE 39-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp. Range	Max. Frequency		
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices	Comment	
MDC5	2.1V-3.6V	-40°C to +85°C	252 MHz		

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

#### TABLE 39-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)


DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Parameter No.	Typical <sup>(3)</sup>	Maximum <sup>(6)</sup>	Units	Conditions			
Operating Current (IDD) <sup>(1)</sup>							
MDC27a	156	170	mA	252 MHz (Note 2)			
MDC27b	115	135	mA	252 MHz (Note 4,5)			

**Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- **2:** The test conditions for IDD measurements are as follows:
  - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
  - OSC2/CLKO is configured as an I/O input pin
  - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
  - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
  - L1 Cache and Prefetch modules are enabled
  - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
  - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
  - All I/O pins are configured as inputs and pulled to Vss
  - MCLR = VDD
  - CPU executing while(1) statement from Flash
  - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
- **6:** Data in the "Maximum" column is at 3.3V, +85°C at specified operating frequency, unless otherwise stated. Parameters are for design guidance only and are not tested.

# 41.0 PACKAGING INFORMATION


# 41.1 Package Marking Information



Legend	d: XXX Customer-specific information					
	Y	Y Year code (last digit of calendar year)				
	YY	Year code (last 2 digits of calendar year)				
	WW	Week code (week of January 1 is week '01')				
	NNN Alphanumeric traceability code					
	Pb-free JEDEC designator for Matte Tin (Sn)					
	*	This package is Pb-free. The Pb-free JEDEC designator ( $\stackrel{(e3)}{ ext{e}3}$				
		can be found on the outer packaging for this package.				
Note:	In the event the full Microchip part number cannot be marked on one line, it will					
	be carried over to the next line, thus limiting the number of available					
	characters for customer-specific information.					
L						

# 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-213B Sheet 1 of 2

### U

UART USB Interface Diagram	
V	
Voltage Regulator (On-Chip)	603
W	
WWW Address WWW, On-Line Support	