

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

 $= \cdot \times = 1$

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	250MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh100-250i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 3: **PIN NAMES FOR 100-PIN DEVICES**

100-PIN TQFP (TOP VIEW)

Pin #

1

2

3

4

5

6

7

8

9

10

11

12

13

14 Vdd

15

Vss

MCLR

PIC32MZ0512EF(E/F/K)100 PIC32MZ1024EF(G/H/M)100 PIC32MZ1024EF(E/F/K)100 PIC32MZ2048EF(G/H/M)100

Full Pin Name Pin # Full Pin Name AN23/AERXERR/RG15 36 Vss EBIA5/AN34/PMA5/RA5 37 Vdd EBID5/AN17/RPE5/PMD5/RE5 TCK/EBIA19/AN29/RA1 38 TDI/EBIA18/AN30/RPF13/SCK5/RF13 EBID6/AN16/PMD6/RE6 39 EBID7/AN15/PMD7/RE7 40 TDO/EBIA17/AN31/RPF12/RF12 EBIA6/AN22/RPC1/PMA6/RC1 41 EBIA11/AN7/ERXD0/AECRS/PMA11/RB12 EBIA12/AN21/RPC2/PMA12/RC2 42 AN8/ERXD1/AECOL/RB13 EBIWE/AN20/RPC3/PMWR/RC3 43 EBIA1/AN9/ERXD2/AETXD3/RPB14/SCK3/PMA1/RB14 EBIOE/AN19/RPC4/PMRD/RC4 44 EBIA0/AN10/ERXD3/AETXD2/RPB15/OCFB/PMA0/RB15 AN14/C1IND/ECOL/RPG6/SCK2/RG6 45 Vss EBIA4/AN13/C1INC/ECRS/RPG7/SDA4/PMA4/RG7 Vdd 46 EBIA3/AN12/C2IND/ERXDV/ECRSDV/AERXDV/ AECRSDV/RPG8/SCL4/PMA3/RG8 47 AN32/AETXD0/RPD14/RD14 AN33/AETXD1/RPD15/SCK6/RD15 48 49 OSC1/CLKI/RC12 OSC2/CLKO/RC15 50 EBIA2/AN11/C2INC/ERXCLK/EREFCLK/AERXCLK/

100

1

16	AEREFCLK/RPG9/PMA2/RG9		51	VBUS
17	TMS/EBIA16/AN24/RA0	Ī	52	VUSB3V3
18	AN25/AERXD0/RPE8/RE8	1	53	Vss
19	AN26/AERXD1/RPE9/RE9	ĺ	54	D-
20	AN45/C1INA/RPB5/RB5	Î.	55	D+
21	AN4/C1INB/RB4	Ī	56	RPF3/USBID/RF3
22	AN3/C2INA/RPB3/RB3	[57	EBIRDY3/RPF2/SDA3/RF2
23	AN2/C2INB/RPB2/RB2		58	EBIRDY2/RPF8/SCL3/RF8
24	PGEC1/AN1/RPB1/RB1	1	59	EBICS0/SCL2/RA2
25	PGED1/AN0/RPB0/RB0	Î.	60	EBIRDY1/SDA2/RA3
26	PGEC2/AN46/RPB6/RB6	I	61	EBIA14/PMCS1/PMA14/RA4
27	PGED2/AN47/RPB7/RB7		62	Vdd
28	VREF-/CVREF-/AN27/AERXD2/RA9	I	63	Vss
29	VREF+/CVREF+/AN28/AERXD3/RA10		64	EBIA9/RPF4/SDA5/PMA9/RF4
30	AVdd		65	EBIA8/RPF5/SCL5/PMA8/RF5
31	AVss	I	66	AETXCLK/RPA14/SCL1/RA14
32	EBIA10/AN48/RPB8/PMA10/RB8		67	AETXEN/RPA15/SDA1/RA15
33	EBIA7/AN49/RPB9/PMA7/RB9		68	EBIA15/RPD9/PMCS2/PMA15/RD9
34	EBIA13/CVREFOUT/AN5/RPB10/PMA13/RB10	Ī	69	RPD10/SCK4/RD10
35	AN6/ERXERR/AETXERR/RB11		70	EMDC/AEMDC/RPD11/RD11
1-4-	1. The DDs size and he was down and he see the second here the		- Table	4 for the sourileble manine and south and Section 40.4 "Denine and

Note an be used by remappable peripherals. See Table 1 for the available peripherals and Section 12.4 "Peripheral Pin 1: Select (PPS)" for restrictions.

2: Every I/O port pin (RAx-RGx) can be used as a change notification pin (CNAx-CNGx). See Section 12.0 "I/O Ports" for more information.

Shaded pins are 5V tolerant. 3:

3.7 M-Class Core Configuration

Register 3-1 through Register 3-4 show the default configuration of the M-Class core, which is included on the PIC32MZ EF family of devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0						
24.24	r-1	U-0	U-0	U-0	U-0	U-0	U-0	R-0						
31.24	_	—	—	—	—	_		ISP						
22.16	R-0	R-0	R-1	R-0	U-0	R-1	R-0	R-0						
23.10	DSP UDI		SB	MDU	—	MM<	1:0>	BM						
15.0	R-0	R-0	R-0	R-0	R-0	R-1	R-0	R-0						
10.0	BE	AT<	1:0>		AR<2:0>		MT<	2:1>						
7.0	R-1	U-0	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0						
7.0	MT<0>	—	—	—	—		K0<2:0>							

REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CP0 REGISTER 16, SELECT 0

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31	Reserved: This bit is hardwired to '1' to indicate the presence of the Config1 register.
bit 30-25	Unimplemented: Read as '0'
bit 24	ISP: Instruction Scratch Pad RAM bit 0 = Instruction Scratch Pad RAM is not implemented
bit 23	DSP: Data Scratch Pad RAM bit 0 = Data Scratch Pad RAM is not implemented
bit 22	UDI: User-defined bit 0 = CorExtend User-Defined Instructions are not implemented
bit 21	SB: SimpleBE bit 1 = Only Simple Byte Enables are allowed on the internal bus interface
bit 20	MDU: Multiply/Divide Unit bit 0 = Fast, high-performance MDU
bit 19	Unimplemented: Read as '0'
bit 18-17	MM<1:0>: Merge Mode bits 10 = Merging is allowed
bit 16	BM: Burst Mode bit 0 = Burst order is sequential
bit 15	BE: Endian Mode bit 0 = Little-endian
bit 14-13	AT<1:0>: Architecture Type bits 00 = MIPS32
bit 12-10	AR<2:0>: Architecture Revision Level bits 001 = MIPS32 Release 2
bit 9-7	MT<2:0>: MMU Type bits 001 = M-Class MPU Microprocessor core uses a TLB-based MMU
bit 6-3	Unimplemented: Read as '0'
bit 2-0	<pre>K0<2:0>: Kseg0 Coherency Algorithm bits 011 = Cacheable, non-coherent, write-back, write allocate 010 = Uncached 001 = Cacheable, non-coherent, write-through, write allocate 000 = Cacheable, non-coherent, write-through, no write allocate All other values are not used and mapped to other values. 100, 101, and 110 are mapped to 010. 111 mapped to 010.</pre>

is

REGISTER 3-10: FCSR: FLOATING POINT CONTROL AND STATUS REGISTER; CP1 REGISTER 31

- bit 16 V: Invalid Operation bit
- bit 15 Z: Divide-by-Zero bit
- bit 14 **O:** Overflow bit
- bit 13 U: Underflow bit
- bit 12 I: Inexact bit
- bit 11-7 ENABLES<4:0>: FPU Exception Enable bits

These bits control whether or not a trap is taken when an IEEE exception condition occurs for any of the five conditions. The trap occurs when both an enable bit and its corresponding cause bit are set either during an FPU arithmetic operation or by moving a value to the FCSR or one of its alternative representations.

- bit 11 V: Invalid Operation bit
- bit 10 Z: Divide-by-Zero bit
- bit 9 Overflow bit
- bit 8 U: Underflow bit
- bit 7 I: Inexact bit
- bit 6-2 **FLAGS<4:0>:** FPU Flags bits These bits show any exception conditions that have occurred for completed instructions since the flag was last reset by software.
- bit 6 V: Invalid Operation bit
- bit 5 **Z:** Divide-by-Zero bit
- bit 4 **O:** Overflow bit
- bit 3 U: Underflow bit
- bit 2 I: Inexact bit
- bit 1-0 **RM<1:0>:** Rounding Mode control bits
 - 11 = Round towards Minus Infinity (– ∞)
 - 10 = Round towards Plus Infinity (+ ∞)
 - 01 = Round toward Zero (0)
 - 00 = Round to Nearest

TABLE 4-12: SYSTEM BUS TARGET 4 REGISTER MAP

ess			Bits																
Virtual Addr (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000		31:16	MULTI	—	—	—		CODE	<3:0>		_	—	—	—	—	—	—	-	0000
9020	SB14ELUG1	15:0				INI	TID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
0004		31:16		—	_	_	_	_	_	_	_	_	_	_	_	_	_	—	0000
9024	SB14ELUG2	15:0		—	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
0020		31:16	_	_	_	_	—	—	—	ERRP			—	—	_	_	_	—	0000
9020	3B14LCON	15:0	_	—	—	—	—	—	—	_	_	_	—	—	—	_	—	—	0000
0030		31:16	—		—	—	—	—	—	—	_	_	—	—	—	—	—	—	0000
3030	ODITECENO	15:0	—		_	_	—	_	_	—	_	_	_	_	_	_	—	CLEAR	0000
9038	SBT4ECLRM	31:16	—	—	_	—	—	_	_	—		_	—	—	_	_	—	_	0000
3030	OBTRECEIVIN	15:0	—	—	—	—	—	—	—	—	_	_	—	—	—	—	—	CLEAR	0000
9040	SBT4REG0	31:16								BAS	SE<21:6>								xxxx
0010	ODT INCOU	15:0			BA	\SE<5:0>			PRI	—			SIZE<4:0	>		—	—	—	xxxx
9050	SBT4RD0	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	xxxx
0000	0011100	15:0	—	—	—	—	—	—	—	—	_	_	—	—	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
9058	SBT4WR0	31:16	—		—	—	—	—	—	_	_	_	—	—	-	—	—		xxxx
	0211110	15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
9080	BASE<21:6>									xxxx									
		15:0		1	BA	\SE<5:0>			PRI	—			SIZE<4:0	>		_			XXXX
9090	SBT4RD2	31:16	—		—	—	—	_		—	—		_	_	-	_	—	—	xxxx
		15:0	_		—	_		—		—	_	_		—	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
9098	SBT4WR2	31:16	_		—	_		—		—	_	_		—	_	_	_	_	XXXX
9098	SBT4WR2	15:0	—	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ress t)		Bits													s				
Virtual Add (BF81 #	Registe Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0864	OFF201	31:16		-		—	—		-	—	1		—	_			VOFF<	17:16>	0000
0004	011201	15:0								VOFF<15:1>								—	0000
0868	OFF202	31:16	—	—	—	—	—	—	—	—	—	—	-	—	—	—	VOFF<	17:16>	0000
0000	011202	15:0								VOFF<15:1>								—	0000
0874	OFF205	31:16	—	—	—	—	—	—	—	—	—	—	-	—	—	—	VOFF<	17:16>	0000
0074	011200	15:0								VOFF<15:1>								—	0000
0878	OFF206	31:16	—	—	—	—		—	—	—	—	_	—	—	—	—	VOFF<	17:16>	0000
0070	011200	15:0								VOFF<15:1>							•	—	0000
0870	OFF207	31:16	—	—	—	—	—	—	—	—	—	—	-	—	—	—	VOFF<	17:16>	0000
0010	011201	15:0								VOFF<15:1>								—	0000
0880	OFF208	31:16	—	—	—	—	—	—	—	—	—	—	-	—	—	—	VOFF<	17:16>	0000
0000	011200	15:0								VOFF<15:1>								—	0000
0884	OFF209	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	VOFF<	17:16>	0000
0004	011205	15:0								VOFF<15:1>		-							0000
0888	OFF210	31:16	_	_	—	—	—	—	—	—	_	—	—	—	—	—	VOFF<	17:16>	0000
0000	011210	15:0			-		-			VOFF<15:1>		-					-	_	0000
0804	OEE213	31:16	_	_	_	-	_	_	_	_	_	_	—	—	_	_	VOFF<	17:16>	0000
0094	011213	15:0								VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; ---- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

This bit or register is not available on devices without a CAN module. 3:

This bit or register is not available on 100-pin devices. 4:

Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices. 5:

Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

6: 7: This bit or register is not available on devices without a Crypto module.

8: This bit or register is not available on 124-pin devices.

9.1 Prefetch Control Registers

TABLE 9-1: PREFETCH REGISTER MAP

ess		0		Bits														s	
Virtual Addr (BF8E_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	DDECON	31:16	_	—	_	_	_	PFMSECEN	—	—	-	—	—	—	—	—	—	_	0000
0000	PRECON	15:0		—	_	_	_	_	—	_	—	—	PREFE	N<1:0>	—	P	FMWS<2:0	>	0007
0010	DDEOTAT	31:16		_	_	_	PFMDED	PFMSEC	_	_	_	_	_	_	_	_	_	_	0000
0010	PRESIAI	15:0			_	_	_	_	_					PFMSEC	CNT<7:0>				0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

NOTES:

REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7) (CONTINUED)

- bit 23 **INCOMPTX:** Incomplete TX Status bit (Device mode)
 - 1 = For high-bandwidth Isochronous endpoint, a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts
 - 0 = Normal operation

In anything other than isochronous transfers, this bit will always return 0.

NAKTMOUT: NAK Time-out status bit (Host mode)

- 1 = TX endpoint is halted following the receipt of NAK responses for longer than the NAKLIM setting
- 0 = Written by software to clear this bit
- bit 22 **CLRDT:** Clear Data Toggle Control bit
 - 1 = Resets the endpoint data toggle to 0
 - 0 = Do not clear the data toggle
- bit 21 **SENTSTALL:** STALL handshake transmission status bit (Device mode)
 - 1 = STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared.
 - 0 = Written by software to clear this bit

RXSTALL: STALL receipt bit (Host mode)

- 1 = STALL handshake is received. Any DMA request in progress is stopped, the FIFO is completely flushed and the TXPKTRDY bit is cleared.
- 0 = Written by software to clear this bit
- bit 20 SENDSTALL: STALL handshake transmission control bit (Device mode)
 - 1 = Issue a STALL handshake to an IN token
 - 0 = Terminate stall condition

This bit has no effect when the endpoint is being used for Isochronous transfers.

SETUPPKT: Definition bit (Host mode)

- 1 = When set at the same time as the TXPKTRDY bit is set, send a SETUP token instead of an OUT token for the transaction. This also clears the Data Toggle.
- 0 = Normal OUT token for the transaction
- bit 19 **FLUSH:** FIFO Flush control bit
 - 1 = Flush the latest packet from the endpoint TX FIFO. The FIFO pointer is reset, TXPKTRDY is cleared and an interrupt is generated.
 - 0 = Do not flush the FIFO
- bit 18 UNDERRUN: Underrun status bit (Device mode)
 - 1 = An IN token has been received when TXPKTRDY is not set.
 - 0 = Written by software to clear this bit.

ERROR: Handshake failure status bit (Host mode)

- 1 = Three attempts have been made to send a packet and no handshake packet has been received
- 0 = Written by software to clear this bit.
- bit 17 FIFONE: FIFO Not Empty status bit
 - 1 = There is at least 1 packet in the TX FIFO
 - 0 = TX FIFO is empty
- bit 16 TXPKTRDY: TX Packet Ready Control bit

The software sets this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. This bit is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

16.0 WATCHDOG TIMER (WDT)

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog, Deadman, and Power-up Timers" (DS60001114) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). When enabled, the Watchdog Timer (WDT) operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are key features of the WDT module:

- Configuration or software controlled
- User-configurable time-out period
- Can wake the device from Sleep or Idle

FIGURE 16-1: WATCHDOG TIMER BLOCK DIAGRAM



TABLE 22-1:	UART1 THROUGH UART6 REGISTER MAP (CONTINUED)
-------------	--

ess										Bi	ts								ú
Virtual Addr (BF82_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000		31:16		—	_	_	_		_	—		-	_		—	—	—	_	0000
2600	04MODE	15:0	ON	—	SIDL	IREN	RTSMD		UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
2610	LIACTA(1)	31:16	_	—	—	_	_	_	_	ADM_EN				ADDR	8<7:0>				0000
2010	0451A."	15:0	UTXISE	L<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2620		31:16	_	—	—	—	—	_	—	—	_	—	—	—	—	—	—	—	0000
2020	U41AREG	15:0	—	—	—	_	_	_	_	TX8				Transmit	Register				0000
2620		31:16	_	—	—	—	—	_	—	—	_	—	—	—	—	—	—	—	0000
2030	U4RAREG	15:0	—	_	—	-	-	-	-	RX8				Receive	Register				0000
2640		31:16		_	_	_	_		_	_		_	_		-	-	_	—	0000
2040	04DIXO-	15:0							Bau	d Rate Gen	erator Pres	caler							0000
2800		31:16		_	—	—	—		—	—		—	—		_	-	_	—	0000
2000	OSINODE	15:0	ON	—	SIDL	IREN	RTSMD	-	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L<1:0>	STSEL	0000
2810	LI5STA(1)	31:16		_	—	—	—		—	ADM_EN				ADDR	R<7:0>				0000
2010	03314	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2820		31:16	-	—	—	—	—	-	—	—	-	—	—	-	—	—	—	—	0000
2020	USTAREO	15:0		—	—	—	—	-	—	TX8				Transmit	Register				0000
2830		31:16	—	—	—	—	—		—	—	_	—	—	—	—	—	—	—	0000
2030	USIXIXEO	15:0	-	—	—	—	—	-	—	RX8				Receive	Register				0000
2840		31:16		—	—	—	—	-	—	—		—	—	-	—	—	—	—	0000
2040	OBRO	15:0		-					Bau	d Rate Gen	erator Pres	caler			-	-	-		0000
2400		31:16		—	—	—	—	-	—	—		—	—	-	—	—	—	—	0000
2700	OUNODL	15:0	ON	—	SIDL	IREN	RTSMD	-	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
2410	LI6STA(1)	31:16	—	—	—	—	—		—	ADM_EN				ADDR	2<7:0>	-	-		0000
2/(10	0001/1	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISI	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
2420		31:16		—	—	—	—	-	—	—		—	—	-	—	—	—	—	0000
2720	OUTXILEO	15:0		—	—	—	—	-	—	TX8				Transmit	Register				0000
2420		31:16	-	—	—	—	—	-	—	—	-	—	—	-	—	—	—	—	0000
2430	UUNAREG	15:0	—	—	—	—	—	—	—	RX8				Receive	Register				0000
2440		31:16	_	_	—	—	—	_	—	-	_	-	—	_	_	_	_	—	0000
27140	0001(0.7	15:0							Bau	d Rate Gen	erator Pres	caler							0000
Leger	nd: $x = u$	Inknow	n value on	Reset; - =	unimpleme	ented, read	as '0'. Rese	t values are	e shown in	hexadecima	d.								

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information. Note 1:

Figure 22-2 and Figure 22-3 illustrate the typical receive and transmit timing for the UART module.







Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31.24		—	—	_	_	—		—					
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23.10	—	—	—	_	—	—	_	—					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15.0				DATAOUT	<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	DATAOUT<7:0>												

REGISTER 23-4: PMDOUT: PARALLEL PORT OUTPUT DATA REGISTER

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 DATAOUT<15:0>: Port Data Output bits

This register is used for Read operations in the Enhanced Parallel Slave mode and Write operations for Dual Buffer Master mode.

In Dual Buffer Master mode, the DUALBUF bit (PMPCON<17>) = 1, a write to the MSB triggers the transaction on the PMP port. When MODE16 = 1, MSB = DATAOUT<15:8>. When MODE16 = 0, MSB = DATAOUT<7:0>.

Note: In Master mode, a read will return the last value written to the register. In Slave mode, a read will return indeterminate results.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0					
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
31:24	—	—	—	—	—	—	—	—					
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0					
23:16	—	—	—	—	—	—	—	—					
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
15:8				DATAIN<	:15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	DATAIN<7:0>												

REGISTER 23-5: PMDIN: PARALLEL PORT INPUT DATA REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

This register is not used in Dual Buffer Master mode (i.e., DUALBUF bit (PMPCON<17>) = 1).

bit 31-16 Unimplemented: Read as '0'

bit 15-0 DATAIN<15:0>: Port Data Input bits

This register is used for both Parallel Master Port mode and Enhanced Parallel Slave mode. In Parallel Master mode, a write to the MSB triggers the write transaction on the PMP port. Similarly, a read to the MSB triggers the read transaction on the PMP port. When MODE16 = 1, MSB = DATAIN<15:8>. When MODE16 = 0, MSB = DATAIN<7:0>.

Note:

REGISTER 29-1: CICON: CAN MODULE CONTROL REGISTER (CONTINUED)

- bit 13 SIDLE: CAN Stop in Idle bit 1 = CAN Stops operation when system enters Idle mode 0 = CAN continues operation when system enters Idle mode
 bit 12 Unimplemented: Read as '0'
 bit 11 CANBUSY: CAN Module is Busy bit 1 = The CAN module is active
 - 0 = The CAN module is completely disabled
- bit 10-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)

- 10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
- •
- •
- •

00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>) 00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

REGISTER 29-12: CIFLTCON2: CAN FILTER CONTROL REGISTER 2 (CONTINUED) bit 15 FLTEN9: Filter 9 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 14-13 MSEL9<1:0>: Filter 9 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 12-8 FSEL9<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0 bit 7 FLTEN8: Filter 8 Enable bit 1 = Filter is enabled 0 = Filter is disabled bit 6-5 MSEL8<1:0>: Filter 8 Mask Select bits 11 = Acceptance Mask 3 selected 10 = Acceptance Mask 2 selected 01 = Acceptance Mask 1 selected 00 = Acceptance Mask 0 selected bit 4-0 FSEL8<4:0>: FIFO Selection bits 11111 = Message matching filter is stored in FIFO buffer 31 11110 = Message matching filter is stored in FIFO buffer 30 00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0 The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'. Note:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0	FRMRXOKCNT<15:8>							
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	FRMRXOKCNT<7:0>							

REGISTER 30-20: ETHFRMRXOK: ETHERNET CONTROLLER FRAMES RECEIVED OK STATISTICS REGISTER

Legend:

zogonai			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 FRMRXOKCNT<15:0>: Frames Received OK Count bits

Increment count for frames received successfully by the RX Filter. This count will not be incremented if there is a Frame Check Sequence (FCS) or Alignment error.

Note 1: This register is only used for RX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

38.1 DC Characteristics

TABLE 38-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp. Range	Max. Frequency		
Characteristic	(in voits) (Note 1)	(In Volts) (in °C)	PIC32MZ EF Devices	Comment	
EDC5	2.1V-3.6V	-40°C to +125°C	180 MHz		

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

TABLE 38-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS		Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended		
Parameter No.	Typical ⁽³⁾	Maximum ⁽⁶⁾	Units Conditions	
Operating Current (IDD) ⁽¹⁾				
EDC20	8	54	mA	4 MHz (Note 4,5)
EDC21	10	60	mA	10 MHz (Note 5)
EDC22	32	95	mA	60 MHz (Note 2,4)
EDC23	40	105	mA	80 MHz (Note 2,4)
EDC25	61	125	mA	130 MHz (Note 2,4)
EDC26	72	140	mA	160 MHz (Note 2,4)
EDC28	81	150	mA	180 MHz (Note 2,4)

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
 - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
 - L1 Cache and Prefetch modules are enabled
 - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
 - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
- 6: Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.70 x 7.70 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν	64		
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.02	0.05
Contact Thickness A3		0.20 REF		
Overall Width	E	9.00 BSC		
Exposed Pad Width	E2	7.60	7.70	7.80
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	7.60	7.70	7.80
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-213B Sheet 2 of 2

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature				
Ethernet					
	On PIC32MZ EF devices, the input clock divider for the Ethernet module has expanded options to accommodate the faster peripheral bus clock.				
CLKSEL<3:0> (EMAC1MCFG<5:2>) 1000 = SYSCLK divided by 40 0111 = SYSCLK divided by 28 0110 = SYSCLK divided by 20 0101 = SYSCLK divided by 14 0100 = SYSCLK divided by 10 0011 = SYSCLK divided by 8 0010 = SYSCLK divided by 6 000x = SYSCLK divided by 4	CLKSEL<3:0> (EMAC1MCFG<5:2>) 1010 = PBCLK5 divided by 50 1001 = PBCLK5 divided by 48 1000 = PBCLK5 divided by 40 0111 = PBCLK5 divided by 28 0110 = PBCLK5 divided by 20 0101 = PBCLK5 divided by 14 0100 = PBCLK5 divided by 10 0011 = PBCLK5 divided by 8 0010 = PBCLK5 divided by 6 000x = PBCLK5 divided by 4				
Comparator/Compara	tor Voltage Reference				
On PIC32MX devices, it was possible to select the VREF+ pin as the output to the CVREFOUT pin.	On PIC32MZ EF devices, the CVREFOUT pin must come from the resistor network.				
VREFSEL (CVRCON<10>) 1 = CVREF = VREF+ 0 = CVREF is generated by the resistor network	This bit is not available.				
On PIC32MX devices, the internal voltage reference (IVREF) could be chosen by the BGSEL<1:0> bits.	On PIC32MZ EF devices, IVREF is fixed and cannot be changed.				
BGSEL<1:0> (CVRCON<9:8>) 11 = IVREF = VREF+ 10 = Reserved 01 = IVREF = 0.6V (nominal, default) 00 = IVREF = 1.2V (nominal)	These bits are not available.				
Change Notification					
On PIC32MX devices, Change Notification is controlled by the CNCON, CNEN, and CNPUE registers.	On PIC32MZ EF devices, Change Notification functionality has been relocated into each I/O port and is controlled by the CNPUx, CNPDx, CNCONx, CNENx, and CNSTATx registers.				
System Bus					
On PIC32MX devices, the System Bus registers can be used to configure RAM memory for data and program memory partitions, cacheability of Flash memory, and RAM Wait states. These registers are: BMXCON, BMXDKPBA, BMXDUDBA, BMXDUPBA, BMXPUPBA, BMXDOTSZ.	On PIC32MZ EF devices, a new System Bus is utilized that sup- ports using RAM memory for program or data without the need for special configuration. Therefore, no special registers are associated with the System Bus to configure these features.				
On PIC32MX devices, various arbitration modes are used as initiators on the System Bus. These modes can be selected by the BMXARB<2:0> (BMXCON<2:0>) bits.	On PIC32MZ EF devices, a new arbitration scheme has been implemented on the System Bus. All initiators use the Least Recently Serviced (LRS) scheme, with the exception of the DMA, CPU, and the Flash Controller.				
	The Flash Controller always has High priority over LRS initiators. The DMA and CPU (when servicing an interrupt) can be selected to have LRS or High priority using the DMAPRI (CFGCON<25>) and CPUPRI (CFGCON<24>) bits.				

TABLE A-10: PERIPHERAL DIFFERENCES (CONTINUED)

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0765-2