

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh100-i-pf

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Register Number	Register Name	Function
12	Status	Processor status and control.
	IntCtl	Interrupt control of vector spacing.
	SRSCtl	Shadow register set control.
	SRSMap	Shadow register mapping control.
	View_IPL	Allows the Priority Level to be read/written without
		extracting or inserting that bit from/to the Status register.
	SRSMAP2	Contains two 4-bit fields that provide the mapping from a vector number to the shadow set number to use when servicing such an interrupt.
13	Cause	Describes the cause of the last exception.
	NestedExc	Contains the error and exception level status bit values that existed prior to the current exception.
	View_RIPL	Enables read access to the RIPL bit that is available in the Cause register.
14	EPC	Program counter at last exception.
	NestedEPC	Contains the exception program counter that existed prior to the current exception.
15	PRID	Processor identification and revision
	Ebase	Exception base address of exception vectors.
	CDMMBase	Common device memory map base.
16	Config	Configuration register.
	Config1	Configuration register 1.
	Config2	Configuration register 2.
	Config3	Configuration register 3.
	Config4	Configuration register 4.
	Config5	Configuration register 5.
	Config7	Configuration register 7.
17	LLAddr	Load link address (MPU only).
18	WatchLo	Low-order watchpoint address (MPU only).
19	WatchHi	High-order watchpoint address (MPU only).
20-22	Reserved	Reserved in the PIC32 core.
23	Debug	EJTAG debug register.
	TraceControl	EJTAG trace control.
	TraceControl2	EJTAG trace control 2.
	UserTraceData1	EJTAG user trace data 1 register.
	TraceBPC	EJTAG trace breakpoint register.
	Debug2	Debug control/exception status 1.
24	DEPC	Program counter at last debug exception.
	UserTraceData2	
25	PerfCtl0	Performance counter 0 control.
	PerfCnt0	Performance counter 0.
	PerfCtl1	Performance counter 1 control.
	PerfCnt1	Performance counter 1.
26	ErrCtl	Software test enable of way-select and data RAM arrays for I-Cache and D-Cache (MPU only).
27	Reserved	Reserved in the PIC32 core.
28	TagLo/DataLo	Low-order portion of cache tag interface (MPU only).
29	Reserved	Reserved in the PIC32 core.
30	ErrorEPC	Program counter at last error exception.
31	DeSave	Debug exception save.

#### TABLE 4-17: SYSTEM BUS TARGET 9 REGISTER MAP

SSS											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A420	SBT9ELOG1	31:16	MULTI	—	—	—		CODE	<3:0>			—		—	—	—	—		0000
A420	SBIJELOGI	15:0				INI	ΓID<7:0>					REGIO	N<3:0>		—	С	MD<2:0>		0000
A424	SBT9ELOG2	31:16			_	-	-	-	-	-		-		-	—	-	_		0000
A424	3B19ELOG2	15:0			_	-	-	-	-	-		-		-	—	-	GROU	P<1:0>	0000
A428	SBT9ECON	31:16			_	-	-	-	-	ERRP		-		-	—	-	_		0000
A420	SBISECON	15:0	_	—	—	—	—	—	—	—	_	_	_	_	—	—	—	-	0000
A430	SBT9ECLRS	31:16	_	_	—	—	—	—	—	—	_	—	—	—	—	—	—	_	0000
A430	SBIJLOEKS	15:0	_	_	—	—	—	—	—	—	_	—	—	—	—	—	—	CLEAR	0000
A438	SBT9ECLRM	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	_	—	_	0000
7430	ODTOECEI	15:0	_	—	—	—	—	_		—	—	_	—		_	_	—	CLEAR	0000
A440	SBT9REG0	31:16							-	BA	SE<21:6>					-			xxxx
/1440	OBTINEOU	15:0			BA	SE<5:0>			PRI				SIZE<4:0:	>		_	—	_	xxxx
A450	SBT9RD0	31:16	_	—	_	_	_	_		_			_		_	_	—	_	xxxx
/ 1400	OBTINE	15:0	_	—	_	_	_	_		_			_		GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A458	SBT9WR0	31:16	_	—	_	_	_	_		_			_		_	_	—	_	xxxx
//100	<b>OBIOMIN</b>	15:0	_	—	—	—	—	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A460	SBT9REG1	31:16								BA	SE<21:6>								xxxx
/100	OBTOREOT	15:0			BA	SE<5:0>			PRI	—			SIZE<4:0:	>		—	—	_	xxxx
A470	SBT9RD1	31:16	—	—	—	—	—	—	—	—	_	—	_	—	—	—	—		xxxx
	SETURET	15:0	—	—	—	—	—	—	—	—	_	—	_	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A478	SBT9WR1	31:16	_	_	—	—	—	—	—	—	—	—	_	—	—	—	—	_	xxxx
	20100000	15:0		—	—	—	—	—	—	—		—	_	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

ess										Bit	s								
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	DCH2CPTR	31:16	_		—	_	—	_	_	—	—	_		—	_	_	—		000
1200	DUHZUFIK	15:0								CHCPTR	<15:0>								000
1000	DCH2DAT	31:16	_	_	_	_	_	—	_	_	_	_		_			—		000
290	DCH2DAI	15:0								CHPDAT	<15:0>								000
1240	DCH3CON	31:16				CHPIG	6N<7:0>				_	_	_	_	_	_	_	_	000
IZAU	DCH3CON	15:0	CHBUSY		CHPIGNEN	_	CHPATLEN		_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	000
2B0	DCH3ECON	31:16	—	—	—	—	—	—	—	—				CHAIR					00F
1200	DOINCEOUN	15:0					Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	_	FFC
12C0	DCH3INT	31:16	—	—	—	—	—	_	—	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	000
		15:0	—		—	_	—		—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	000
2D0	DCH3SSA	31:16 15:0								CHSSA	<31:0>								000
		31:16																	000
12E0	DCH3DSA	15:0								CHDSA	<31:0>								000
		31:16	_	_		_		_	_	_	_	_	_	_	_	_	_	_	000
2F0	DCH3SSIZ	15:0								CHSSIZ	<15:0>								000
		31:16	_	_	—	_	—	_	—	_	—	_	_	—	_	_	—	_	000
300	DCH3DSIZ	15:0	•							CHDSIZ	<15:0>			•					000
1310	DCH3SPTR	31:16	—	_	—	_	—	_	—	—	_	—	_	—	_	—	—	—	000
1010		15:0								CHSPTR	<15:0>								000
320	DCH3DPTR	31:16	—	_	—	_	—	_	—		—	—	—	—	—	—	—	—	000
		15:0								CHDPTR	<15:0>								000
330	DCH3CSIZ	31:16 15:0	—		—		—		_	CHCSIZ			_	_	_	_	_	_	000
		31:16	_		_		[				<15:0>							_	000
1340	DCH3CPTR	15:0	_	_	_	_	_	_	_	CHCPTR		_	_	_	_	_	_		000
		31:16	_	_		_		_	_		_	_	_	_	_	_	_	_	000
1350	DCH3DAT	15:0								CHPDAT	<15:0>								000
		31:16				CHPIG	N<7:0>				_		_	_	_				000
360	DCH4CON		CHBUSY	_	CHPIGNEN		CHPATLEN	_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	l<1:0>	000
070	DOLIAEOON	31:16	_	_	—	_	—	_	—	—				CHAIR	Q<7:0>		•		00F
370	DCH4ECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	—	—	_	FF0
380	DCH4INT	31:16	—	_	—	_	—	_	_	—	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	000
1000	DOLIHINI	15:0	—	_	—	_	—	_	—	—	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

#### TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31:24		_	_	_	_	_	NRSTX	NRST
00.40	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R.W-0	R/W-1	R/W-0
23:16				LSEO	F<7:0>			
15.0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0	R.W-1	R/W-1	R/W-1
15:8				FSEO	F<7:0>			
7.0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R.W-0	R/W-0	R/W-0
7:0				HSEO	F<7:0>			

#### REGISTER 11-17: USBEOFRST: USB END-OF-FRAME/SOFT RESET CONTROL REGISTER

#### Legend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented bit, I	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 31-26 Unimplemented: Read as '0'

- bit 25 NRSTX: Reset of XCLK Domain bit
  - 1 = Reset the XCLK domain, which is clock recovered from the received data by the PHY 0 = Normal operation

#### bit 24 NRST: Reset of CLK Domain bit

1 = Reset the CLK domain, which is clock recovered from the peripheral bus

0 = Normal operation

bit 23-16 LSEOF<7:0>: Low-Speed EOF bits These bits set the Low-Speed transaction in units of 1.067 μs (default setting is 121.6 μs) prior to the EOF to stop new transactions from beginning.

### bit 15-8 **FSEOF<7:0>:** Full-Speed EOF bits These bits set the Full-Speed transaction in units of 533.3 μs (default setting is 63.46 μs) prior to the EOF to stop new transactions from beginning.

#### bit 7-0 **HSEOF<7:0>:** Hi-Speed EOF bits These bits set the Hi-Speed transaction in units of 133.3 µs (default setting is 17.07µs) prior to the EOF to stop new transactions from beginning.

#### TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SSS										E	Bits								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
14DC	SS6R <sup>(1)</sup>	31:16	_	—	_		—	—	—			—	—	—	—	—			0000
14DC	220K. /	15:0	_	—	_		—	-	—			—	—	—		SS6R	<3:0>		0000
14E0	C1RXR <sup>(2)</sup>	31:16		—	-	_	_	_	_	_	_	_	_	—	_	_	_	-	0000
14E0	CIRAR'	15:0		—	-	_	_	_	_	_	_	_	_	—		C1RX	R<3:0>		0000
14E4	C2RXR <sup>(2)</sup>	31:16		—	-	_	_	_	_	_	_	_	_	—	_	_	_	-	0000
14⊏4	CZRAR <sup>V</sup>	15:0		—	-	_	_	_	_	_	_	_	_	—		C2RX	R<3:0>		0000
1450	REFCLKI1R	31:16		—	-	_	_	_	_	_	_	_	_	—	_	_	_	-	0000
14E8	REFULKIIR	15:0		—	-	_	_	_	_	_	_	_	_	—		REFCLK	l1R<3:0>		0000
14F0	REFCLKI3R	31:16		—	-	_	_	_	_	_	_	_	_	—	_	_	_	-	0000
14F0	REFULNISK	15:0		—	-	_	_	_	_	_	_	_	_	—		REFCLK	l3R<3:0>		0000
14F4	REFCLKI4R	31:16	-	—	_	_	_	-	_	_	_	_	—	—	—	_	_	-	0000
1464	KEFULKI4K	15:0	_	—	_		_	-	—			—	_	-		REFCLK	l4R<3:0>		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register is not available on 64-pin devices.

2: This register is not available on devices without a CAN module.

#### **REGISTER 14-1: TxCON: TYPE B TIMER CONTROL REGISTER ('x' = 2-9) (CONTINUED)**

bit 2 Unimplemented: Read as '0'

- bit 1 TCS: Timer Clock Source Select bit<sup>(1)</sup>
  - 1 = External clock from TxCK pin
    - 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'
- **Note 1:** While operating in 32-bit mode, this bit has no effect for odd numbered timers (Timer1, Timer3, Timer5, Timer7, and Timer9). All timer functions are set through the even numbered timers.
  - 2: While operating in 32-bit mode, this bit must be cleared on odd numbered timers to enable the 32-bit timer in Idle mode.
  - 3: This bit is available only on even numbered timers (Timer2, Timer4, Timer6, and Timer8).

ess (		æ								В	its								s
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2044		31:16	_	-	—	_	—	—	—	_	-	_		BDSTA	ΓE<3:0>		DMA START	DMAACTV	0000
	STAT	15:0							•	BDCON	N<15:0>								0000
2048	SQI1BD	31:16	_	—	—	—	—	_	_	_	—	_	—	—	—	—	—	_	0000
2048	POLLCON	15:0							•	POLLCC	)N<15:0>								0000
204C	OGIIDD	31:16		—	_		TXSTA	FE<3:0>		—	—	_	—		TX	BUFCNT<4	:0>		0000
2040	TXDSTAT	15:0	_	—	—								0000						
2050		31:16	_									0000							
2050	RXDSTAT	15:0	_		_	_	_	_	_	_				RXCURBUFLEN<7:0>					0000
2054	SQI1THR	31:16	-	—	—	_	—	_	—		_			—	-		—	—	0000
2004	SQITTIK	15:0		—	—	—	—	_	-		—					THRES<4:0:	>		0000
	SQI1INT	31:16	_	_	—	—	—	—	—	_	—	—	_	—	—	_	—		0000
2058	SIGEN	15:0	—	-	-	-	DMAEISE	PKT DONEISE	BD DONEISE	CON THRISE	CON EMPTYISE	CON FULLISE	RX THRISE	RX FULLISE	RX EMPTYISE	TX THRISE	TX FULLISE	TX EMPTYISE	0000
205C		31:16	_	—	_	_	_	_	-	-	—			_	—	-	_	—	0000
2030	TAPCON	15:0		—			CLKIND	LY<5:0>				DATAOUT	DLY<3:0>			CLKOUT	DLY<3:0>		0000
2060	SQI1	31:16		—	—	—	—	—	—	-	—		-	STATPOS	TYPEST	AT<1:0>	STATBY	TES<1:0>	0000
2000	SQI1 MEMSTAT	15:0								STATDA	TA<15:0>								0000
2064	SQI1 XCON3	31:16	_	_	INIT1 SCHECK         INIT1COUNT<1:0>         INIT1TYPE<1:0>         INIT1CMD3<7:0>							0000							
	XCON3	15:0				INIT1CM	1D2<7:0>							INIT1CM	ID1<7:0>				0000
2068	SQI1 XCON4	31:16	—	-	—	INIT2 SCHECK	INIT2CO	JNT<1:0>	INIT2TY	PE<1:0>				INIT2CM	ID3<7:0>				0000
	700114	15:0				INIT2CM	1D2<7:0>							INIT2CM	ID1<7:0>				0000

#### TABLE 20-1: SERIAL QUADRATURE INTERFACE (SQI) REGISTER MAP (CONTINUED)

NOTES:

							•	/
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24				CSADD	R<15:8>			
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				CSADD	)R<7:0>			
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	—	—	—	—	_	—	—
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_	—	—	—	—	—	—	—

#### **REGISTER 24-1:** EBICSx: EXTERNAL BUS INTERFACE CHIP SELECT REGISTER ('x' = 0-3)

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 CSADDR<15:0>: Base Address for Device bits

Address in physical memory, which will select the external device.

bit 15-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	—		—	-	—		—					
00.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23:16	—	—	—	—	—	—	—	_				
45.0	R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0				
15:8	ALRMEN <sup>(1,2)</sup>	CHIME <sup>(2)</sup>	PIV <sup>(2)</sup>	ALRMSYNC		AMASK	<3:0> <sup>(2)</sup>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0	ARPT<7:0> <sup>(2)</sup>											

#### REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER

#### Legend:

Logona.					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-16 Unimplemented: Read as '0'

- bit 15 ALRMEN: Alarm Enable bit<sup>(1,2)</sup>
  - 1 = Alarm is enabled
  - 0 = Alarm is disabled
- bit 14 CHIME: Chime Enable bit<sup>(2)</sup>
  - 1 = Chime is enabled ARPT<7:0> is allowed to rollover from 0x00 to 0xFF
  - 0 = Chime is disabled ARPT<7:0> stops once it reaches 0x00

#### bit 13 **PIV:** Alarm Pulse Initial Value bit<sup>(2)</sup>

When ALRMEN = 0, PIV is writable and determines the initial value of the Alarm Pulse. When ALRMEN = 1, PIV is read-only and returns the state of the Alarm Pulse.

#### bit 12 ALRMSYNC: Alarm Sync bit

- 1 = ARPT<7:0> and ALRMEN may change as a result of a half second rollover during a read. The ARPT must be read repeatedly until the same value is read twice. This must be done since multiple bits may be changing.
- 0 = ARPT<7:0> and ALRMEN can be read without concerns of rollover because the prescaler is more than 32 real-time clocks away from a half-second rollover

#### bit 11-8 AMASK<3:0>: Alarm Mask Configuration bits<sup>(2)</sup>

- 0000 = Every half-second
- 0001 = Every second
- 0010 = Every 10 seconds
- 0011 = Every minute
- 0100 = Every 10 minutes
- 0101 = Every hour
- 0110 = Once a day
- 0111 = Once a week
- 1000 = Once a month
- 1001 = Once a year (except when configured for February 29, once every four years)
- 1010 = Reserved
- 1011 = Reserved
- 11xx = Reserved
- **Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.
  - 2: This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

#### **Note:** This register is reset only on a Power-on Reset (POR).

© 2015-2016 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	_	-	—
00.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16	MONTH10<3:0>				MONTH01<3:0>			
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8	DAY10<1:0>				DAY01<3:0>			
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
7:0			_	_	WDAY01<3:0>			

#### REGISTER 25-6: ALRMDATE: ALARM DATE VALUE REGISTER

#### Legend:

Legend.					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-24 Unimplemented: Read as '0'

bit 23-20 MONTH10<3:0>: Binary Coded Decimal value of months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary Coded Decimal value of months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary Coded Decimal value of days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary Coded Decimal value of days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary Coded Decimal value of weekdays bits, 1 digit; contains a value from 0 to 6

٦

#### 26.2 Crypto Engine Buffer Descriptors

Host software creates a linked list of buffer descriptors and the hardware updates them. Table 26-3 provides a list of the Crypto Engine buffer descriptors, followed by format descriptions of each buffer descriptor (see Figure 26-2 through Figure 26-9).

Name (see No	ote 1)	Bit 31/2315/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
BD_CTRL	31:24	DESC_EN	—	(	CRY_MODE<2:0	>	—	_	_	
	23:16	_	SA_FETCH_EN	-	_	LAST_BD	LIFM	PKT_INT_EN	CBD_INT_EN	
	15:8		BD_BUFLEN<15:8>							
	7:0	BD_BUFLEN<7:0>								
BD_SA_ADDR	31:24	BD_SAADDR<31:24>								
	23:16				BD_SAADDR	<23:16>				
	15:8				BD_SAADDR	<15:8>				
	7:0				BD_SAADR	<7:0>				
BD_SCRADDR	31:24				BD_SRCADDF	<31:24>				
	23:16				BD_SRCADDF	R<23:16>				
	15:8				BD_SRCADD	R<15:8>				
	7:0				BD_SRCADD	R<7:0>				
BD_DSTADDR	31:24	BD_DSTADDR<31:24>								
	23:16	BD_DSTADDR<23:16>								
	15:8	BD_DSTADDR<15:8>								
	7:0	BD_DSTADDR<7:0>								
BD_NXTPTR	31:24	BD_NXTADDR<31:24>								
	23:16	BD_NXTADDR<23:16>								
	15:8	BD_NXTADDR<15:8>								
	7:0				BD_NXTADD	R<7:0>				
BD_UPDPTR	31:24	BD_UPDADDR<31:24>								
	23:16		BD_UPDADDR<23:16>							
	15:8	BD_UPDADDR<15:8>								
	7:0	BD_UPDADDR<7:0>								
BD_MSG_LEN	31:24				MSG_LENGTH	1<31:24>				
	23:16				MSG_LENGTH	1<23:16>				
	15:8				MSG_LENGT	H<15:8>				
	7:0				MSG_LENGT	H<7:0>				
BD_ENC_OFF	31:24				ENCR_OFFSE	T<31:24>				
	23:16				ENCR_OFFSE	T<23:16>				
	15:8				ENCR_OFFSE	T<15:8>				
	7:0				ENCR_OFFSI	ET<7:0>				

#### TABLE 26-3: CRYPTO ENGINE BUFFER DESCRIPTORS

**Note** 1: The buffer descriptor must be allocated in memory on a 64-bit boundary.

REGISTER	R 28-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1 (CONTINUED)
bit 20	SIGN10: AN10 Signed Data Mode bit
	1 = AN10 is using Signed Data mode
	0 = AN10 is using Unsigned Data mode
bit 19	DIFF9: AN9 Mode bit
2.1.10	1 = AN9 is using Differential mode
	0 = AN9 is using Single-ended mode
bit 18	SIGN9: AN9 Signed Data Mode bit
DIL TO	1 = AN9 is using Signed Data mode
	0 = AN9 is using Unsigned Data mode
bit 17	DIFF8: AN 8 Mode bit
	1 = AN8 is using Differential mode
	0 = AN8 is using Single-ended mode
bit 16	SIGN8: AN8 Signed Data Mode bit
DICTO	•
	1 = AN8 is using Signed Data mode
1.1.4.F	0 = AN8 is using Unsigned Data mode
bit 15	DIFF7: AN7 Mode bit
	1 = AN7 is using Differential mode
1.1.4.4	0 = AN7 is using Single-ended mode
bit 14	SIGN7: AN7 Signed Data Mode bit
	1 = AN7 is using Signed Data mode
1.1.40	0 = AN7 is using Unsigned Data mode
bit 13	DIFF6: AN6 Mode bit
	1 = AN6 is using Differential mode
1.1.40	0 = AN6 is using Single-ended mode
bit 12	SIGN6: AN6 Signed Data Mode bit
	1 = AN6 is using Signed Data mode
	0 = AN6 is using Unsigned Data mode
bit 11	DIFF5: AN5 Mode bit
	1 = AN5 is using Differential mode
1.1.40	0 = AN5 is using Single-ended mode
bit 10	SIGN5: AN5 Signed Data Mode bit
	1 = AN5 is using Signed Data mode
	0 = AN5 is using Unsigned Data mode
bit 9	DIFF4: AN4 Mode bit
	1 = AN4 is using Differential mode
	0 = AN4 is using Single-ended mode
bit 8	SIGN4: AN4 Signed Data Mode bit
	1 = AN4 is using Signed Data mode
	0 = AN4 is using Unsigned Data mode
bit 7	DIFF3: AN3 Mode bit
	1 = AN3 is using Differential mode
	0 = AN3 is using Single-ended mode
bit 6	SIGN3: AN3 Signed Data Mode bit
	1 = AN3 is using Signed Data mode
	0 = AN3 is using Unsigned Data mode
bit 5	DIFF2: AN2 Mode bit
	1 = AN2 is using Differential mode
	0 = AN2 is using Single-ended mode

Table 30-1, Table 30-2, Table 30-3 and Table 30-4 show four interfaces and the associated pins that can be used with the Ethernet Controller.

#### TABLE 30-1: MII MODE DEFAULT INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 1)

Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXCLK	Transmit Clock
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
ETXD2	Transmit Data
ETXD3	Transmit Data
ETXERR	Transmit Error
ERXCLK	Receive Clock
ERXDV	Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXD2	Receive Data
ERXD3	Receive Data
ERXERR	Receive Error
ECRS	Carrier Sense
ECOL	Collision Indication

# TABLE 30-2:RMII MODE DEFAULT<br/>INTERFACE SIGNALS<br/>(FMIIEN = 0, FETHIO = 1)

Pin Name	Description	
EMDC	Management Clock	
EMDIO	Management I/O	
ETXEN Transmit Enable		
ETXD0	Transmit Data	
ETXD1	Transmit Data	
EREFCLK	Reference Clock	
ECRSDV	Carrier Sense – Receive Data Valid	
ERXD0	Receive Data	
ERXD1	Receive Data	
ERXERR	Receive Error	

**Note:** Ethernet controller pins that are not used by selected interface can be used by other peripherals.

#### TABLE 30-3: MII MODE ALTERNATE INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 0)

Pin Name	Description				
AEMDC	Management Clock				
AEMDIO	Management I/O				
AETXCLK	Transmit Clock				
AETXEN	Transmit Enable				
AETXD0	Transmit Data				
AETXD1	Transmit Data				
AETXD2	Transmit Data				
AETXD3	Transmit Data				
AETXERR	Transmit Error				
AERXCLK	Receive Clock				
AERXDV	Receive Data Valid				
AERXD0	Receive Data				
AERXD1	Receive Data				
AERXD2	Receive Data				
AERXD3	Receive Data				
AERXERR	Receive Error				
AECRS	Carrier Sense				
AECOL	Collision Indication				
<b>Note:</b> The MII mode Alternate Interface is not					

**Note:** The MII mode Alternate Interface is not available on 64-pin devices.

## TABLE 30-4:RMII MODE ALTERNATE<br/>INTERFACE SIGNALS<br/>(FMIIEN = 0, FETHIO = 0)

Pin Name	Description
AEMDC	Management Clock
AEMDIO	Management I/O
AETXEN	Transmit Enable
AETXD0	Transmit Data
AETXD1	Transmit Data
AEREFCLK	Reference Clock
AECRSDV	Carrier Sense – Receive Data Valid
AERXD0	Receive Data
AERXD1	Receive Data
AERXERR	Receive Error

	REGISTER							
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	_	_	_	_	_	—
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6				PMCS	<15:8>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				PMCS	S<7:0>			

#### REGISTER 30-9: ETHPMCS: ETHERNET CONTROLLER PATTERN MATCH CHECKSUM REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-8 PMCS<15:8>: Pattern Match Checksum 1 bits

bit 7-0 PMCS<7:0>: Pattern Match Checksum 0 bits

**Note 1:** This register is only used for RX operations.

2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

#### REGISTER 30-10: ETHPMO: ETHERNET CONTROLLER PATTERN MATCH OFFSET REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
51.24	—	—	_			_		_		
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23.10	—	—	—	_	—	—	—	—		
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15.0	PMO<15:8>									
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7.0		PMO<7:0>								

Le	gend:	
	Deside to the test	

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 **PMO<15:0>:** Pattern Match Offset 1 bits

Note 1: This register is only used for RX operations.
2: The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0 or the PMMODE bit (ETHRXFC<11:8>) = 0.

		LOIGIEN						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		—	—	—	—	-		-
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—	-		-
15:8	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15.0		—	—	—	—	-		-
7:0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	—	—	—	LINKFAIL	NOTVALID	SCAN	MIIMBUSY

### REGISTER 30-36: EMAC1MIND: ETHERNET CONTROLLER MAC MII MANAGEMENT INDICATORS REGISTER

#### Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

#### bit 31-4 Unimplemented: Read as '0'

bit 3 LINKFAIL: Link Fail bit

When '1' is returned - indicates link fail has occurred. This bit reflects the value last read from the PHY status register.

bit 2 NOTVALID: MII Management Read Data Not Valid bit When '1' is returned - indicates an MII management read cycle has not completed and the Read Data is not yet valid.

#### bit 1 SCAN: MII Management Scanning bit When '1' is returned - indicates a scan operation (continuous MII Management Read cycles) is in progress.

#### bit 0 MIIMBUSY: MII Management Busy bit

When '1' is returned - indicates MII Management module is currently performing an MII Management Read or Write cycle.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-0	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	_	—	_	_	_	_	_	—
22.10	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	—	—	_	_	—	—	_	—
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8	_	—	_	_	_	—	_	—
7.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
7:0	_	_	_	_	_	_	_	_

#### REGISTER 34-1: DEVSIGN0/ADEVSIGN0: DEVICE SIGNATURE WORD 0 REGISTER

Legend:	r = Reserved bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31 Reserved: Write as '0'

bit 30-0 Reserved: Write as '1'

**Note:** The DEVSIGN1 through DEVSIGN3 and ADEVSIGN1 through ADEVSIGN3 registers are used for Quad Word programming operation when programming the DEVSIGN0/ADESIGN0 registers, and do not contain any valid information.

#### REGISTER 34-2: DEVCP0/ADEVCP0: DEVICE CODE-PROTECT 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	R/P	r-1	r-1	r-1	r-1
31:24	_	—	—	CP	—	_	_	_
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	_	—	—	_	—	_	_	—
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8	_	—	—	_	—	_	_	_
7.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
7:0	_	_	_	_	_	_	_	_

Legend:	r = Reserved bit	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown		

bit 31-29 Reserved: Write as '1'

bit 28 **CP:** Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

0 = Protection is enabled

bit 27-0 Reserved: Write as '1'

Note: The DEVCP1 through DEVCP3 and ADEVCP1 through ADEVCP3 registers are used for Quad Word programming operation when programming the DEVCP0/ADEVCP0 registers, and do not contain any valid information.

ILCIOID L	IN 04 0. D						-	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	r-1	R/P	r-1	r-1	r-1	r-1	r-1	r-1
31:24	—	UPLLFSEL	_	—	—	_	_	—
00.40	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16	—	—	_	—	—	FPLLODIV<2:0>		
45.0	r-1	R/P	R/P	R/P	R/P	R/P	R/P	R/P
15:8 FPLLMULT<6:0>					)>			
7.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
7:0	FPLLICLK	F	PLLRNG<2:0	>		F	PLLIDIV<2:0	>

#### REGISTER 34-5: DEVCFG2/ADEVCFG2: DEVICE CONFIGURATION WORD 2

Legend:	r = Reserved bit	P = Programmable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

- bit 31 Reserved: Write as '1'
- bit 30 UPLLFSEL: USB PLL Input Frequency Select bit 1 = UPLL input clock is 24 MHz 0 = UPLL input clock is 12 MHz
- bit 29-19 Reserved: Write as '1'

#### bit 18-16 FPLLODIV<2:0>: Default System PLL Output Divisor bits


- 111 = PLL output divided by 32
- 110 = PLL output divided by 32
- 101 = PLL output divided by 32
- 100 = PLL output divided by 16
- 011 = PLL output divided by 8
- 010 = PLL output divided by 4
- 001 = PLL output divided by 2
- 000 = PLL output divided by 2
- bit 15 Reserved: Write as '1'

#### bit 14-8 FPLLMULT<6:0>: System PLL Feedback Divider bits


- 1111111 = Multiply by 128 1111110 = Multiply by 127 1111101 = Multiply by 126
- 1111100 = Multiply by 125
- •
- 0000000 = Multiply by 1
- bit 7 FPLLICLK: System PLL Input Clock Select bit
  - 1 = FRC is selected as input to the System PLL
  - 0 = Posc is selected as input to the System PLL

#### bit 6-4 **FPLLRNG<2:0>:** System PLL Divided Input Clock Frequency Range bits

- 111 = Reserved
- 110 = Reserved
- 101 = 34-64 MHz
- 100 = 21-42 MHz
- 011 = 13-26 MHz
- 010 = 8-16 MHz
- 001 = 5-10 MHz
- 000 = Bypass



#### FIGURE 37-17: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




#### TABLE 37-35: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS			Standard Operating (unless otherwise s Operating temperatu	tated) re -40°	C ≤ TA ≤ +		
Param. No.	Symbol	Charact	eristics	Min. <sup>(1)</sup>	Max.	Units	Conditions
IM10	TLO:SCL	Clock Low Time	100 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—
			400 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—
			1 MHz mode (Note 2)	ТРВСLК2 * (BRG + 2)	_	μs	
IM11	THI:SCL	Clock High Time	100 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—
			400 kHz mode	TPBCLK2 * (BRG + 2)	_	μs	—
			1 MHz mode (Note 2)	TPBCLK2 * (BRG + 2)		μs	—
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 to 400 pF
			1 MHz mode (Note 2)	—	100	ns	

**Note 1:** BRG is the value of the I<sup>2</sup>C Baud Rate Generator.

- 2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).
- **3:** The typical value for this parameter is 104 ns.



#### FIGURE 37-30: EJTAG TIMING CHARACTERISTICS

#### TABLE 37-49: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Description <sup>(1)</sup>	Min.	Max.	Units	Conditions	
EJ1	Ттсксус	TCK Cycle Time	25	—	ns	—	
EJ2	Ттскнідн	TCK High Time	10	_	ns	—	
EJ3	TTCKLOW	TCK Low Time	10	_	ns	—	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	—	ns	_	
EJ6	Ττροουτ	TDO Output Delay Time from Falling TCK	—	5	ns	_	
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_	
EJ8	TTRSTLOW	TRST Low Time	25		ns	—	
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output		—	ns	_	

**Note 1:** These parameters are characterized, but not tested in manufacturing.