

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	78
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 40x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh100-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number							
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description		
AERXD0	- 1	18	_	—	Ι	ST	Alternate Ethernet Receive Data 0		
AERXD1	—	19	_	—	Ι	ST	Alternate Ethernet Receive Data 1		
AERXD2	—	28	_	—	Ι	ST	Alternate Ethernet Receive Data 2		
AERXD3	—	29	—	—	I	ST	Alternate Ethernet Receive Data 3		
AERXERR	—	1	—	—	I	ST	Alternate Ethernet Receive Error Input		
AERXDV	—	12	—	—	I	ST	Alternate Ethernet Receive Data Valid		
AERXCLK	—	16	—	—	I	ST	Alternate Ethernet Receive Clock		
AETXD0	—	47	—	—	0	—	Alternate Ethernet Transmit Data 0		
AETXD1	—	48	—	—	0	—	Alternate Ethernet Transmit Data 1		
AETXD2	—	44	—	—	0	—	Alternate Ethernet Transmit Data 2		
AETXD3	—	43	—	—	0	—	Alternate Ethernet Transmit Data 3		
AETXERR	—	35	—	—	0	—	Alternate Ethernet Transmit Error		
AECOL	—	42	—	—	I	ST	Alternate Ethernet Collision Detect		
AECRS	—	41	—	—	I	ST	Alternate Ethernet Carrier Sense		
AETXCLK	—	66	—	—	I	ST	Alternate Ethernet Transmit Clock		
AEMDC	—	70	—	—	0	—	Alternate Ethernet Management Data Clock		
AEMDIO	—	71	_	—	I/O	—	Alternate Ethernet Management Data		
AETXEN	—	67	—	—	0	—	Alternate Ethernet Transmit Enable		
Legend:	CMOS = CN	MOS-compa	atible input	or output		Analog =	Analog input P = Power		

TABLE 1-18: ALTERNATE ETHERNET MII PINOUT I/O DESCRIPTIONS

CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = Output

I = Input

PPS = Peripheral Pin Select

TABLE 1-19: ALTERNATE ETHERNET RMII PINOUT I/O DESCRIPTIONS

	Pin Nu	mber					
64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description	
43	18	-	_	Ι	ST	Alternate Ethernet Receive Data 0	
46	19		—	I	ST	Alternate Ethernet Receive Data 1	
51	1		—	I	ST	Alternate Ethernet Receive Error Input	
57	47		—	0		Alternate Ethernet Transmit Data 0	
56	48		—	0		Alternate Ethernet Transmit Data 1	
30	70		—	0		Alternate Ethernet Management Data Clock	
49	71		—	I/O		Alternate Ethernet Management Data	
50	67		—	0		Alternate Ethernet Transmit Enable	
45	16	—	—	Ι	ST	Alternate Ethernet Reference Clock	
62	12	—	—	I	ST	Alternate Ethernet Carrier Sense Data Valid	
	QFN/ TQFP 43 46 51 57 56 30 49 50 45	64-pin QFN/ TQFP 100-pin TQFP 43 18 46 19 51 1 57 47 56 48 30 70 49 71 50 67 45 16	QFN/ TQFP 100-pin TQFP 124-pin VTLA 43 18 46 19 51 1 57 47 56 48 30 70 49 71 50 67 45 16	64-pin QFN/ TQFP 100-pin TQFP 124-pin VTLA 144-pin TQFP/ LQFP 43 18 46 19 51 1 57 47 56 48 30 70 49 71 50 67 45 16	64-pin QFN/ TQFP 100-pin TQFP 124-pin VTLA 144-pin TQFP/ LQFP Pin Type 43 18 1 46 19 1 51 1 1 57 47 0 56 48 0 30 70 0 49 71 0 50 67 0 45 16 1	64-pin QFN/ TQFP 100-pin TQFP 124-pin VTLA 144-pin TQFP/ LQFP Pin TQFP/ LQFP Buffer Type 43 18 1 ST 46 19 1 ST 51 1 I ST 57 47 0 56 48 0 30 70 0 49 71 N/O 50 67 0 45 16 I ST	

CMOS = CMOS-compatible input or output Legend: ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer

Analog = Analog input O = OutputPPS = Peripheral Pin Select

P = Power I = Input

The System Bus arbitration scheme implements a nonprogrammable, Least Recently Serviced (LRS) priority, which provides Quality Of Service (QOS) for most initiators. However, some initiators can use Fixed High Priority (HIGH) arbitration to guarantee their access to data.

The arbitration scheme for the available initiators is shown in Table 4-5.

ID	QOS
1	LRS ⁽¹⁾
2	HIGH ^(1,2)
3	LRS ⁽¹⁾
4	HIGH ^(1,2)
5	LRS ⁽¹⁾
6	HIGH ^(1,2)
7	LRS
8	LRS
9	LRS
10	LRS
11	LRS
12	LRS
13	HIGH ⁽²⁾
14	LRS
	1 2 3 4 5 6 7 8 9 10 11 11 12 13

TABLE 4-5:INITIATOR ID AND QOS

- Note 1: When accessing SRAM, the DMAPRI bit (CFGCON<25>) and the CPUPRI bit (CFGCON<24>) provide arbitration control for the DMA and CPU (when servicing an interrupt (i.e., EXL = 1)), respectively, by selecting the use of LRS or HIGH When using HIGH, the DMA and CPU get arbitration preference over all initiators using LRS.
 - 2: Using HIGH arbitration can have serious negative effects on other initiators. Therefore, it is recommended to not enable this type of arbitration for an initiator that uses significant system bandwidth. HIGH arbitration is intended to be used for low bandwidth applications that require low latency, such as LCC graphics applications.

4.3 Permission Access and System Bus Registers

The System Bus on PIC32MZ EF family of microcontrollers provides access control capabilities for the transaction initiators on the System Bus.

The System Bus divides the entire memory space into fourteen target regions and permits access to each target by initiators via permission groups. Four Permission Groups (0 through 3) can be assigned to each initiator. Each permission group is independent of the others and can have exclusive or shared access to a region.

Using the CFGPG register (see Register 34-10 in **Section 34.0 "Special Features"**), Boot firmware can assign a permission group to each initiator, which can make requests on the System Bus.

The available targets and their regions, as well as the associated control registers to assign protection, are described and listed in Table 4-6.

Register 4-2 through Register 4-10 are used for setting and controlling access permission groups and regions.

To change these registers, they must be unlocked in hardware. The register lock is controlled by the PGLOCK Configuration bit (CFGCON<11>). Setting PGLOCK prevents writes to the control registers; clearing PGLOCK allows writes.

To set or clear the PGLOCK bit, an unlock sequence must be executed. Refer to **Section 42. "Oscillators with Enhanced PLL"** in the *"PIC32 Family Reference Manual"* for details.

REGISTER 11-9:	USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1
	(ENDPOINT 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R-0	R/W-0
31:24	AUTOCLR	ISO	DMAREQEN	DISNYET	DMAREQMD	_	—	INCOMPRX
	AUTOCLK	AUTORQ	DIVIAREQEN	PIDERR	DIVIAREQIVID	DATATWEN	DATATGGL	
	R/W-0, HC	R/W-0, HS	R/W-0	R/W-0, HC	R-0, HS	R/W-0, HS	R-0, HS, HC	R/W-0, HS
23:16	CLRDT	SENTSTALL	SENDSTALL	FLUSH	DATAERR	OVERRUN	FIFOFULL	RXPKTRDY
	GLRDI	RXSTALL	REQPKT	FLUSH	DERRNAKT	ERROR	FIFOFULL	KAFKIKUT
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15.6		MULT<4:0>					XMAXP<10:8	< <u><</u>
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0				RXMA	XP<7:0>			

Legend:	HC = Hardware Cleared	HS = Hardware Set	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 AUTOCLR: RXPKTRDY Automatic Clear Control bit

- 1 = RXPKTRDY will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the RX FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually. When using a DMA to unload the RX FIFO, data is read from the RX FIFO in 4-byte chunks regardless of the RXMAXP.
- 0 = No automatic clearing of RXPKTRDY

This bit should not be set for high-bandwidth Isochronous endpoints.

- bit 30 ISO: Isochronous Endpoint Control bit (Device mode)
 - 1 = Enable the RX endpoint for Isochronous transfers
 - 0 = Enable the RX endpoint for Bulk/Interrupt transfers

AUTORQ: Automatic Packet Request Control bit (*Host mode*)

- 1 = REQPKT will be automatically set when RXPKTRDY bit is cleared.
- 0 = No automatic packet request

This bit is automatically cleared when a short packet is received.

- bit 29 DMAREQEN: DMA Request Enable Control bit
 - 1 = Enable DMA requests for the RX endpoint.
 - 0 = Disable DMA requests for the RX endpoint.
- bit 28 **DISNYET:** Disable NYET Handshakes Control/PID Error Status bit (*Device mode*)
 - 1 = In Bulk/Interrupt transactions, disables the sending of NYET handshakes. All successfully received RX packets are ACKed including at the point at which the FIFO becomes full.
 - 0 = Normal operation.

In Bulk/Interrupt transactions, this bit only has any effect in Hi-Speed mode, in which mode it should be set for all Interrupt endpoints.

PIDERR: PID Error Status bit (Host mode)

1 = In ISO transactions, this indicates a PID error in the received packet.

0 = No error

- bit 27 DMAREQMD: DMA Request Mode Selection bit
 - 1 = DMA Request Mode 1
 - 0 = DMA Request Mode 0

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 19-16 TXFIFOSZ<3:0>: TX Endpoint FIFO packet size bits

The maximum packet size to allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission)

- 1111 = Reserved
- •
- •
- •
- 1010 = Reserved
- 1001 = 4096 bytes
- 1000 = 2048 bytes
- 0111 = 1024 bytes
- 0110 = 512 bytes
- 0101 = 256 bytes
- 0100 = 128 bytes
- 0011 = 64 bytes
- 0010 = 32 bytes
- 0001 = 16 bytes
- 0000 = 8 bytes
- bit 15-10 **Unimplemented:** Read as '0'
- bit 9 TXEDMA: TX Endpoint DMA Assertion Control bit
 - 1 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.
 - 0 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.
- bit 8 RXEDMA: RX Endpoint DMA Assertion Control bit
 - 1 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.
 - 0 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.

bit 7 BDEV: USB Device Type bit

- 1 = USB is operating as a 'B' device
- 0 = USB is operating as an 'A' device

bit 6 **FSDEV:** Full-Speed/Hi-Speed device detection bit (*Host mode*)

- 1 = A Full-Speed or Hi-Speed device has been detected being connected to the port
- 0 = No Full-Speed or Hi-Speed device detected
- bit 5 LSDEV: Low-Speed Device Detection bit (Host mode)
 - 1 = A Low-Speed device has been detected being connected to the port
 0 = No Low-Speed device detected
- bit 4-3 VBUS<1:0>: VBUS Level Detection bits
 - 11 = Above VBUS Valid
 - 10 = Above AValid, below VBUS Valid
 - 01 = Above Session End, below AValid
 - 00 = Below Session End

bit 2 HOSTMODE: Host Mode bit

- 1 = USB module is acting as a Host
- 0 = USB module is not acting as a Host
- bit 1 **HOSTREQ:** Host Request Control bit <u>'B' device only:</u>
 - 1 = USB module initiates the Host Negotiation when Suspend mode is entered. This bit is cleared when Host Negotiation is completed.
 - 0 = Host Negotiation is not taking place

TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

SSS										E	Bits								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
4.400		31:16	-	—	_	—	—	—	—	_	-	—	—	—	—	—	—	—	000
1488	U5RXR	15:0	_	—	—	—	—	—	—	—		—	—	—		U5RXI	R<3:0>	•	000
148C	U5CTSR	31:16		—	—	—	—	—	—	—	1	—	—	—	—	—	—	—	000
1400	USCISK	15:0		_	—	_	_	—	—	—		_	_	_		U5CTS	R<3:0>		000
1490	U6RXR	31:16		_	—	_	_	—	—	—		_	_	_	_	_	_	_	000
1490	UUKAK	15:0	—	—	—	—	—	—	—	—	—	—	—	—		U6RXI	R<3:0>		000
1494	U6CTSR	31:16	_	—	—	—	—	—	_	—	_	—	—	_	_	—	—	—	000
1404	000101	15:0	—	—	—	—	—	—	—	—	—	—	—	—		U6CTS	R<3:0>		000
149C	SDI1R	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	—	—	—	000
	00	15:0	_		—			—	_	—	_		—	—		SDI1F	R<3:0>		000
14A0	SS1R	31:16	_	_	—	_	_	_	—	—	_	_	—	_		—	—		000
		15:0	_	—	—					—	_		—	—		SS1R	<3:0>		000
14A8	SDI2R	31:16	_	—	—	—	—	_	—	—	_	—		—	—	—	—	—	000
		15:0	_	—	—					—	_		—	—		SDI2F	R<3:0>		000
14AC	SS2R	31:16	_	—	—	—	—	_	—	—	_	—		—	—	—	—	—	000
		15:0	_	—	—	_	_		—	—	_	—	—	—		SS2R			000
14B4	SDI3R	31:16	_	—	—	—	—	—	—	—	_	—	—	—	—	_	—	—	000
		15:0	_		_			—	_	_	_	_	_	_		SDI3F	R<3:0>		000
14B8	SS3R	31:16	—	_	_	_	_	_	_	_	_	—	_	_	—		—	_	000
		15:0	_						_	_						SS3R			000
14C0	SDI4R	31:16		_	_	_	_	_	_	_		_					—		000
		15:0		_	_	_	_	_	_	_		_				SDI4F	R<3:0>		000
14C4	SS4R	31:16		_	—	_	_			—							—	—	000
		15:0		_	—	_	_			—						SS4R			000
14CC	SDI5R ⁽¹⁾	31:16		_	—	_	_		—	—			—	—	—	-	—	—	000
		15:0			_	_			—	—			—				R<3:0>		0000
14D0	SS5R ⁽¹⁾	31:16		_	_				—	—			_		—		-	—	0000
		15:0			_				—	—			_			SS5R	<3:0>		0000
14D8	SDI6R ⁽¹⁾	31:16 15:0		—	_	—	_	—	_	_		_	_		—		— R<3:0>		0000
Logon								—		_	—	—	_	—		20101	<3.0>		0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is not available on devices without a CAN module.

The timer source for each Input Capture module depends on the setting of the ICACLK bit in the CFGCON register. The available configurations are shown in Table 17-1.

TABLE 17-1:	TIMER SOURCE
	CONFIGURATIONS

Input Capture Module	Timerx	Timery								
ICACLK (CFGCON<17>) = 0										
IC1	Timer2	Timer3								
•	•	•								
•	٠	•								
•	•	•								
IC9	Timer2	Timer3								
ICACLK (CFGCON<17>) = 1										
IC1	Timer4	Timer5								
IC2	Timer4	Timer5								
IC3	Timer4	Timer5								
IC4	Timer2	Timer3								
IC5	Timer2	Timer3								
IC6	Timer2	Timer3								
IC7	Timer6	Timer7								
IC8	Timer6	Timer7								
IC9	Timer6	Timer7								

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24		—	_	_	—	_	_	—		
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16		—	-		—			—		
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	_		TΣ	CMDTHR<4:	0>			
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0		_	_	RXCMDTHR<4:0> ⁽¹⁾						

REGISTER 20-6: SQI1CMDTHR: SQI COMMAND THRESHOLD REGISTER

Legend:

Logonal						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-13 Unimplemented: Read as '0'

bit 12-8 TXCMDTHR<4:0>: Transmit Command Threshold bits

In transmit initiation mode, the SQI module performs a transmit operation when transmit command threshold bytes are present in the TX FIFO. These bits should usually be set to '1' for normal Flash commands, and set to a higher value for page programming. For 16-bit mode, the value should be a multiple of 2.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RXCMDTHR<4:0>:** Receive Command Threshold bits⁽¹⁾

In receive initiation mode, the SQI module attempts to perform receive operations to fetch the receive command threshold number of bytes in the receive buffer. If space for these bytes is not present in the FIFO, the SQI will not initiate a transfer. For 16-bit mode, the value should be a multiple of 2.

If software performs any reads, thereby reducing the FIFO count, hardware would initiate a receive transfer to make the FIFO count equal to the value in these bits. If software would not like any more words latched into the FIFO, command initiation mode needs to be changed to Idle before any FIFO reads by software.

In the case of Boot/XIP mode, the SQI module will use the System Bus burst size, instead of the receive command threshold value.

Note 1: These bits should only be programmed when a receive is not active (i.e., during Idle mode or a transmit).

REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER (CONTINUED)

- bit 2 TXTHRIF: Transmit Buffer Threshold Interrupt Flag bit

 Transmit buffer has more than TXINTTHR words of space available
 Transmit buffer has less than TXINTTHR words of space available

 bit 1 TXFULLIF: Transmit Buffer Full Interrupt Flag bit

 The transmit buffer is full
 The transmit buffer is not full

 bit 0 TXEMPTYIF: Transmit Buffer Empty Interrupt Flag bit

 The transmit buffer is empty
 - 0 = The transmit buffer has content
- **Note 1:** In Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus is received.

Note: The bits in the register are cleared by writing a '1' to the corresponding bit position.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	-	—	_	_		_	_	—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	_	_	—	—	—	—
45-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	BUSY	IRQM	<1:0>	INCM	<1:0>	MODE16	MODE	<1:0>
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	WAITB	<1:0> ⁽¹⁾		WAITM	<3:0> ⁽¹⁾		WAITE	<1:0> ⁽¹⁾

REGISTER 23-2: PMMODE: PARALLEL PORT MODE REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **BUSY:** Busy bit (Master mode only)
 - 1 = Port is busy
 - 0 = Port is not busy
- bit 14-13 **IRQM<1:0>:** Interrupt Request Mode bits
 - 11 = Reserved, do not use
 - 10 = Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> =11 (Addressable Slave mode only)
 - 01 = Interrupt is generated at the end of the read/write cycle
 - 00 = No Interrupt is generated

bit 12-11 INCM<1:0>: Increment Mode bits

- 11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)
- 10 = Decrement ADDR<15:0> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 01 = Increment ADDR<15:0> and ADDR<14> by 1 every read/write cycle⁽²⁾
- 00 = No increment or decrement of address

bit 10 MODE16: 8/16-bit Mode bit

- 1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer
- 0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer

bit 9-8 MODE<1:0>: Parallel Port Mode Select bits

- 11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<15:0>)⁽³⁾
- 10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, and PMD<15:0>)⁽³⁾
- 01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCSx, PMD<7:0>, and PMA<1:0>)
- 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCSx, and PMD<7:0>)

bit 7-6 WAITB<1:0>: Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

- 11 = Data wait of 4 TPBCLK2; multiplexed address phase of 4 TPBCLK2
- 10 = Data wait of 3 TPBCLK2; multiplexed address phase of 3 TPBCLK2
- 01 = Data wait of 2 TPBCLK2; multiplexed address phase of 2 TPBCLK2
- 00 = Data wait of 1 TPBCLK2; multiplexed address phase of 1 TPBCLK2 (default)

Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK2 cycle for a write operation; WAITB = 1 TPBCLK2 cycle, WAITE = 0 TPBCLK2 cycles for a read operation.

- 2: Address bits 14 and 15 are is not subject to auto-increment/decrement if configured as Chip Select.
- 3: The PMD<15:8> bits are not active is the MODE16 bit = 1.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
31:24			—	_	_	_	_	—	
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
23:16		—	—	_	_	—	_	—	
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	RDATAIN<15:8>								
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				RDATAIN<	:7:0>				

REGISTER 23-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

Legend:

_090			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 RDATAIN<15:0>: Port Read Input Data bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register (Register 23-5) is used for reads instead of PMRDIN.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	-	_	—	—	—	—	—
22.46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—				—	—		_
45.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
15:8	—	_	_	_	—	F	REGSEL<2:0:	^
7.0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	М	EMTYPE<2:0)>	MEMSIZE<4:0> ⁽¹⁾			.(1)	

REGISTER 24-2: EBIMSKx: EXTERNAL BUS INTERFACE ADDRESS MASK REGISTER ('x' = 0-3)

Legend:

0			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-11 Unimplemented: Read as '0'

	Ommplemented. Read as 0
bit 10-8	REGSEL<2:0>: Timing Register Set for Chip Select 'x' bits
	111 = Reserved
	•
	•
	011 = Reserved
	010 = Use EBISMT2
	001 = Use EBISMT1
	000 = Use EBISMT0
bit 7-5	MEMTYPE<2:0>: Select Memory Type for Chip Select 'x' bits
	111 = Reserved
	•
	•
	011 = Reserved
	010 = NOR-Flash
	001 = SRAM
	000 = Reserved
bit 4-0	MEMSIZE<4:0>: Select Memory Size for Chip Select 'x' bits ⁽¹⁾
	11111 = Reserved
	•
	•
	01010 = Reserved
	01001 = 16 MB
	01000 = 8 MB
	00111 = 4 MB
	00110 = 2 MB
	00101 = 1 MB 00100 = 512 KB
	00100 = 312 KB 00011 = 256 KB
	00010 = 128 KB
	00001 = 64 KB (smaller memories alias within this range)
	00000 = Chip Select is not used

Note 1: The specified value for these bits depends on the number of available address lines. Refer to the specific device pin table (Table 2 through Table 5) for the available address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	_	_	_	_		_	—
22:46	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—						_	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	_	_	_	_		_	—
7.0	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0	SWAPOEN	SWRST	SWAPEN			BDPCHST	BDPPLEN	DMAEN

REGISTER 26-2: CECON: CRYPTO ENGINE CONTROL REGISTER

Legend:		HC = Hardware Cleare	d
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7 SWAPOEN: Swap Output Data Enable bit
 - 1 = Output data is byte swapped when written by dedicated DMA
 - 0 = Output data is not byte swapped when written by dedicated DMA
- bit 6 SWRST: Software Reset bit
 - 1 = Initiate a software reset of the Crypto Engine
 - 0 = Normal operation
- bit 5 **SWAPEN:** Input Data Swap Enable bit
 - 1 = Input data is byte swapped when read by dedicated DMA
 - 0 = Input data is not byte swapped when read by dedicated DMA
- bit 4-3 Unimplemented: Read as '0'

bit 2 BDPCHST: Buffer Descriptor Processor (BDP) Fetch Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

- 1 = BDP descriptor fetch is enabled
- 0 = BDP descriptor fetch is disabled

bit 1 **BDPPLEN:** Buffer Descriptor Processor Poll Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

- 1 = Poll for descriptor until valid bit is set
- 0 = Do not poll

bit 0 DMAEN: DMA Enable bit

- 1 = Crypto Engine DMA is enabled
- 0 = Crypto Engine DMA is disabled

REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)

```
bit 6 GSWTRG: Global Software Trigger bit
```

- 1 = Trigger conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register
- 0 = Do not trigger an analog-to-digital conversion
 - Note: This bit is automatically cleared in the next ADC clock cycle.

bit 5-0 ADINSEL<5:0>: Analog Input Select bits

These bits select the analog input to be converted when the RQCNVRT bit is set. As a general rule:

```
111111 = Reserved

.

101101 = Reserved

101100 = MAX_AN_INPUT + 2 = IVTEMP

101011 = MAX_AN_INPUT + 1 = IVREF

101010 = MAX_AN_INPUT = AN[MAX_AN_INPUT]

.

.

000001 = AN1

000000 = AN0
```

- **Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
 - 2: The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
 - **3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
 - 4: Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				SID<1	0:3>			
23:16	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0
23.10		SID<2:0>		—	MIDE	—	EID<	17:16>
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
10.0				EID<1	5:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				EID<7	7:0>			

REGISTER 29-9: CIRXMN: CAN ACCEPTANCE FILTER MASK 'n' REGISTER ('n' = 0-3)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	0' = Bit is cleared x = Bit is unknown	

bit 31-21 SID<10:0>: Standard Identifier bits

- 1 = Include bit, SIDx, in filter comparison
 - 0 = Bit SIDx is 'don't care' in filter operation
- bit 20 Unimplemented: Read as '0'
- bit 19 MIDE: Identifier Receive Mode bit
 - 1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter
 0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))
- bit 18 **Unimplemented:** Read as '0'
- bit 17-0 EID<17:0>: Extended Identifier bits
 - 1 = Include bit, EIDx, in filter comparison
 - 0 = Bit EIDx is 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

REGISTE	R 30-33: EI	30-33: EMAC1MADR: ETHERNET CONTROLLER MAC MII MANAGEMENT ADDRESS									
REGISTER											
Dit											

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24		_			_	_		—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	_	—	_	_	_	_	—
15:8	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
15.6	—	_	—		PH	IYADDR<4:0	>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0					RE	GADDR<4:0)>	

Legend:

- 3			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 31-13 Unimplemented: Read as '0'

- bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware. NOTES:


41.1 Package Marking Information (Continued)


100-Lead TQFP (12x12x1 mm)



characters for customer-specific information.

144-Lead Plastic Low Profile Quad Flatpack (PL) - 20x20x1.40 mm Body [LQFP] 2.00 mm Footprint





RECOMMENDED LAND PATTERN

	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	Е		0.50 BSC	
Contact Pad Spacing	C1		21.40	
Contact Pad Spacing	C2		21.40	
Contact Pad Width (X144)	X1			0.30
Contact Pad Length (X144)	Y1			1.55

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2044B

APPENDIX B: MIGRATING FROM PIC32MZ EC TO PIC32MZ EF

This appendix provides an overview of considerations for migrating from PIC32MZ EC devices to the PIC32MZ EF family of devices. The code developed for PIC32MZ EC devices can be ported to PIC32MZ EF devices after making the appropriate changes outlined in the following sections. The PIC32MZ EF devices are similar to PIC32MZ EC devices, with many feature improvements and new capabilities.

B.1 Oscillator and PLL Configuration

A number of new features have been added to the oscillator and PLL to enhance their ability to work with crystals and to change frequencies.

Table B-1 summarizes the differences (indicated by **Bold** type) between the family differences for the oscillator.

PIC32MZ EC Feature	PIC32MZ EF Feature
Primary Oscillat	or Crystal Power
On PIC32MZ EC devices, the crystal HS Posc mode is only functional with crystals that have certain characteristics, such as very low ESR.	On PIC32MZ EF devices, some DEVCFG0 bits have been added to allow control over the strength of the oscillator and to add a kick start boost. POSCBOOST (DEVCFG0<21>) 1 = Boost the kick start of the oscillator 0 = Normal start of the oscillator POSCGAIN<1:0> (DEVCFG0<20:19>) 11 = 2x gain setting 10 = 1.5x gain setting 01 = 0.5x gain setting 00 = 1x gain setting Note that the default for POSCGAIN (2x gain setting) may over- drive crystals and shorten their life. It is the responsibility of the designer to ensure crystals are operated properly.
Secondary Oscilla	ator Crystal Power
On PIC32MZ EC devices, the Secondary Oscillator (Sosc) is not functional.	On PIC32MZ EF devices, the Secondary Oscillator is now functional, and provides similar strength and kick start boost features as the Posc. SOSCBOOST (DEVCFG0<18>) 1 = Boost the kick start of the oscillator 0 = Normal start of the oscillator SOSCGAIN<1:0> (DEVCFG0<17:16>) 11 = 2x gain setting 10 = 1.5x gain setting 01 = 0.5x gain setting 00 = 1x gain setting Note that the default for SOSCGAIN (2x gain setting) may over- drive crystals and shorten their life. It is the responsibility of the designer to ensure crystals are operated properly.
Clock St	atus Bits
On PIC32MZ EC devices, the SOSCRDY bit (OSCCON<22>) indicates when the Secondary Oscillator is ready. There are no indications of other oscillator status.	 A new register, CLKSTAT, has been added, which includes the SOSCRDY bit (CLKSTAT<4>). In addition, new status bits are available: LPRCRDY (CLKSTAT<5>) POSCRDY (CLKSTAT<2>) DIVSPLLRDY (CLKSTAT<1>) FRCRDY (CLKSTAT<0>)
Clock S	witching
On PIC32MZ EC devices, clock switches occur as soon as the switch command is issued. Also, the only clock sources that can be divided are the output of the PLL, and the FRC.	To reduce power spikes during clock switches, PIC32MZ EF devices add a clock slewing feature, so that clock switches can be controlled in their rate and size. The SLEWCON register controls this feature. The SLEWCON register also features a SYSCLK divider, so that all of the possible clock sources may be divided further as needed.

TABLE B-1: OSCILLATOR DIFFERENCES

ADCCMPx (ADC Digital Comparator 'x' Limit Value Reg-
ister ('x' = 1 through 6))461
ADCCMPxCON (ADC Digital Comparator 'x' Control
Register ('x' = 1 through 6)) 469
ADCCON1 (ADC Control Register 1)
ADCCON2 (ADC Control Register 2)
ADCCON3 (ADC Control Register 3)
ADCCSS1 (ADC Common Scan Select Register 1). 457
ADCCSST (ADC Common Scan Select Register 1). 457
ADCCSS2 (ADC Common Scan Select Register 2). 458
ADCDATAx (ADC Output Data Register (' x ' = 0 through
44))
ADCDSTAT1 (ADC Data Ready Status Register 1).459
ADCDSTAT2 (ADC Data Ready Status Register 2). 459
ADCEIEN1 (ADC Early Interrupt Enable Register 1) 477
ADCEIEN2 (ADC Early Interrupt Enable Register 2) 477
ADCEISTAT2 (ADC Early Interrupt Status Register 2)
479
ADCFLTRx (ADC Digital Filter 'x' Register ('x' = 1
through 6))
ADCGIRQEN1 (ADC Interrupt Enable Register 1) 456
ADCIMCON1 (ADC Input Mode Control Register 1) 447
ADCIMCON2 (ADC Input Mode Control Register 2) 450
ADCIMCON2 (ADC Input Mode Control Register 2) 450 ADCIMCON3 (ADC Input Mode Control Register 3) 453
ADCIRQEN2 (ADC Interrupt Enable Register 2) 456
ADCSYSCFG1 (ADC System Configuration Register 1)
483
ADCSYSCFG2 (ADC System Configuration Register 2)
483
ADCTRG1 (ADC Trigger Source 1 Register)
ADCTRG2 (ADC Trigger Source 2 Register)
ADCTRG3 (ADC Trigger Source 3 Register)
ADCTRGMODE (ADC Triggering Mode for Dedicated
ADC)
ADCTRGSNS (ADC Trigger Level/Edge Sensitivity) 475
ADCxCEG (ADCx Configuration Register 'x' ('x' = 1
ADCxCFG (ADCx Configuration Register 'x' ('x' = 1 through 6)) (482)
through 6)) 482
through 6))482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0
through 6))
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Processor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Header Length) 411
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Header Length) 411 CEINTEN (Crypto Engine Interrupt Enable) 409
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Header Length) 411 CEINTEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Header Length) 411 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410
through 6))482ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4))476ALRMTIME (Alarm Time Value)399BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register70CEBDADDR (Crypto Engine Buffer Descriptor)405CEBDPADDR (Crypto Engine Buffer Descriptor Processor)405CECON (Crypto Engine Control)404CEHDLEN (Crypto Engine Header Length)411CEINTSRC (Crypto Engine Interrupt Source)408CEPOLLCON (Crypto Engine Poll Control)410
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Status) 406 CETRLLEN (Crypto Engine Trailer Length) 411
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Status) 406 CETRLLEN (Crypto Engine Trailer Length) 411 CEVER (Crypto Engine Revision, Version, and ID) 403
through 6))482ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0through 4))476ALRMTIME (Alarm Time Value)399BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3Register70CEBDADDR (Crypto Engine Buffer Descriptor)405CEBDPADDR (Crypto Engine Buffer Descriptor)405CECON (Crypto Engine Control)404CEHDLEN (Crypto Engine Header Length)411CEINTSRC (Crypto Engine Interrupt Enable)409CEINTSRC (Crypto Engine Interrupt Source)408CEPOLLCON (Crypto Engine Status)406CETRLLEN (Crypto Engine Trailer Length)411CEVER (Crypto Engine Revision, Version, and ID)403CFGEBIA (External Bus Interface Address Pin Configu-
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Status) 406 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Address Pin Configu- ration) 597
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Proces- sor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Status) 406 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Address Pin Configura- ration) 597
through 6))482ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4))476ALRMTIME (Alarm Time Value)399BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register70CEBDADDR (Crypto Engine Buffer Descriptor)405CEBDPADDR (Crypto Engine Buffer Descriptor)405CECON (Crypto Engine Control)404CEHDLEN (Crypto Engine Header Length)411CEINTSRC (Crypto Engine Interrupt Enable)409CEINTSRC (Crypto Engine Interrupt Source)408CEPOLLCON (Crypto Engine Status)406CETRLLEN (Crypto Engine Revision, Version, and ID)403CFGEBIA (External Bus Interface Address Pin Configuration)597CFGEBIC (External Bus Interface Control Pin Configuration)598
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Processor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Status) 406 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Address Pin Configuration) 597 CFGEBIC (External Bus Interface Control Pin Configuration) 598 CFGPG (Permission Group Configuration) 600
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Control Pin Configuration) 597 CFGEBIC (External Bus Interface Control Pin Configuration) 598 CFGPG (Permission Group Configuration) 600 CiCFG (CAN Baud Rate Configuration) 492
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Address Pin Configuration) 597 CFGPG (Permission Group Configuration) 598 CFGPG (Permission Group Configuration) 600 CiCON (CAN Module Control) 490
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Control Pin Configuration) 597 CFGPG (Permission Group Configuration) 600 CiCFG (CAN Baud Rate Configuration) 600 CiCFG (CAN Module Control) 490 CiFIFOBA (CAN Message Buffer Base Address) 517
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Enable) 409 CEINTSRC (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Control Pin Configuration) 597 CFGPG (Permission Group Configuration) 600 CiCFG (CAN Baud Rate Configuration) 600 CiCFG (CAN Module Control) 490 CiFIFOBA (CAN Message Buffer Base Address) 517 CiFIFOCIn (CAN Module Message Index Register 'n' ('n'
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Control Pin Configuration) 597 CFGEBIC (External Bus Interface Control Pin Configuration) 598 CFGPG (Permission Group Configuration) 600 CiCFG (CAN Baud Rate Configuration) 490 CiFIFOBA (CAN Message Buffer Base Address) 517 CiFIFOCIn (CAN Module Message Index Register 'n' ('n' = 0-31)) 522
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Control Pin Configuration) 597 CFGPG (Permission Group Configuration) 600 CiCFG (CAN Baud Rate Configuration) 600 CiFIFOBA (CAN Message Buffer Base Address) 517 CiFIFOCIn (CAN Module Message Index Register 'n' ('n' = 0-31)) 522
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4)) ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register Register 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor Processor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Trailer Length) 411 CESTAT (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Address Pin Configuration) 597 CFGEBIA (External Bus Interface Control Pin Configuration) 598 CFGPG (Permission Group Configuration) 600 CiCON (CAN Module Control) 490 CiFIFOBA (CAN Message Buffer Base Address) 517 CiFIFOCIN (CAN Module Message Index Register 'n' ('n' = 0-31)) 522 CiFIFOCONN (CAN FIFO Control Register 'n' ('n' = 0-31)) 518
through 6)) 482 ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 476 ALRMTIME (Alarm Time Value) 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 399 BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 70 CEBDADDR (Crypto Engine Buffer Descriptor) 405 CEBDPADDR (Crypto Engine Buffer Descriptor) 405 CECON (Crypto Engine Control) 404 CEHDLEN (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Interrupt Source) 408 CEPOLLCON (Crypto Engine Poll Control) 410 CESTAT (Crypto Engine Revision, Version, and ID) 401 CETRLLEN (Crypto Engine Revision, Version, and ID) 403 CFGEBIA (External Bus Interface Control Pin Configuration) 597 CFGPG (Permission Group Configuration) 600 CiCFG (CAN Baud Rate Configuration) 600 CiFIFOBA (CAN Message Buffer Base Address) 517 CiFIFOCIn (CAN Module Message Index Register 'n' ('n' = 0-31)) 522

31))
CiFIFOUAn (CAN FIFO User Address Register 'n' ('n' =
0-31))
CiFLTCON0 (CAN Filter Control Register 0)
CiFLTCON1 (CAN Filter Control Register 1) 502
CiFLTCON2 (CAN Filter Control Register 2) 504
CiFLTCON3 (CAN Filter Control Register 3) 506
CiFLTCON4 (CAN Filter Control Register 4) 508
CiFLTCON5 (CAN Filter Control Register 5)
CiFLTCON6 (CAN Filter Control Register 6) 512
CiFLTCON7 (CAN Filter Control Register 7) 514
CiFSTAT (CAN FIFO Status) 497
CiRXFn (CAN Acceptance Filter 'n' Register 7 ('n' = 0-
31))
CiRXMn (CAN Acceptance Filter Mask 'n' Register ('n' =
0-3))
CiRXOVF (CAN Receive FIFO Overflow Status) 498
CiTMR (CAN Timer) 498
CiTREC (CAN Transmit/Receive Error Count) 497
CiVEC (CAN Interrupt Code)
CMSTAT (Comparator Control Register) 570
CMxCON (Comparator Control) 569
CNCONx (Change Notice Control for PORTx) 282
CONFIG (Configuration Register - CP0 Register 16, Se-
lect 0)
CONFIG1 (Configuration Register 1 - CP0 Register 16,
Select 1) 52
CONFIG3 (Configuration Register 3 - CP0 Register 16,
Select 3) 53
CONFIG5 (Configuration Register 5 - CP0 Register 16,
Select 5) 54
CONFIG7 (Configuration Register 7 - CP0 Register 16,
Soloct 7) 54
Select 7) 54
Select 7)
Select 7)54CVRCON (Comparator Voltage Reference Control)573DCHxCON (DMA Channel x Control)186DCHxCPTR (DMA Channel x Cell Pointer)194DCHxCSIZ (DMA Channel x Cell-Size)194DCHxDAT (DMA Channel x Pattern Data)195DCHxDPTR (Channel x Destination Pointer)193
Select 7)54CVRCON (Comparator Voltage Reference Control)573DCHxCON (DMA Channel x Control)186DCHxCPTR (DMA Channel x Cell Pointer)194DCHxCSIZ (DMA Channel x Cell-Size)194DCHxDAT (DMA Channel x Pattern Data)195DCHxDPTR (Channel x Destination Pointer)193DCHxDSA (DMA Channel x Destination193
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDPTR (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination 191
Select 7)54CVRCON (Comparator Voltage Reference Control)573DCHxCON (DMA Channel x Control)186DCHxCPTR (DMA Channel x Cell Pointer)194DCHxCSIZ (DMA Channel x Cell-Size)194DCHxDAT (DMA Channel x Pattern Data)195DCHxDPTR (Channel x Destination Pointer)193DCHxDSA (DMA Channel x Destination193
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDPTR (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination 191 DCHxDSIZ (DMA Channel x Destination 191 DCHxDSIZ (DMA Channel x Destination Size) 192
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Start Address) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Start Address) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Start Address) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Start Address) 191
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 195 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Start Address) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAX (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Start Address) 191 DCHxSSIZ (DMA Channel x Source Size) 192
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Pointer) 193 DCHxDSIZ (DMA Channel x Destination Size) 191 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 193 DCHxECON (DMA Channel x Interrupt Control) 188 DCHxSPTR (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Start Address) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCHxSSIZ (DMA Channel x Source Size) 192 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Pointer) 193 DCHxDSIZ (DMA Channel x Destination Size) 191 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 193 DCHxECON (DMA Channel x Interrupt Control) 188 DCHxINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCOA (DMA CRC Control) 183 DCRCCATA (DMA CRC Data) 185
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Pointer) 193 DCHxDSIZ (DMA Channel x Destination Size) 191 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Levent Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCOATA (DMA CRC Data) 185 DCRCXOR (DMA CRCXOR Enable) 185
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Levent Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCXOR (DMA CRCXOR Enable) 185 DCRCXOR (DMA CRCXOR Enable) 185
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSSA (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCXOR (DMA CRCXOR Enable) 185 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG0 (Device Configuration Word 0). 587
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Levent Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSPTR (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCXOR (DMA CRCXOR Enable) 185 DCRCXOR (DMA CRCXOR Enable) 185
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSSA (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCXOR (DMA CRCXOR Enable) 185 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG0 (Device Configuration Word 0). 587
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (Channel x Destination Pointer) 193 DCHxDAX (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Levent Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSSA (DMA Channel x Source Pointer) 193 DCHxSSIZ (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 185 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG0 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG1 (Device Configuration Word 1). 191
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSSA (DMA Channel x Source Pointer) 193 DCHxSSIZ (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG0 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG1 (Device Configuration Word 1). 589 DEVCFG2/ADEVCFG2 (Device Configuration Word 2). 104
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Sevent Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSSA (DMA Channel x Source Pointer) 193 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRCXOR Enable) 185 DCVCFG0/ADEVCFG0 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG1 (Device Configuration Word 1). 589 DEVCFG2/ADEVCFG2 (Device Configuration Word 2). 592
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Interrupt Control) 189 DCHxSSA (DMA Channel x Source Pointer) 193 DCHxSSIZ (DMA Channel x Source Size) 191 DCHxSSA (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG0 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG1 (Device Configuration Word 1). 589 DEVCFG2/ADEVCFG2 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Configuration Word
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Pattern Data) 195 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Data) 185 DCRCCON (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG2/ADEVCFG2 (Device Configuration Word 1). 592 DEVCFG3/ADEVCFG3 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Configuration Word 3). 594
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Data) 185 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG2/ADEVCFG2 (Device Configuration Word 1). 589 DEVCFG3/ADEVCFG3 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Devic
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Dointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSA (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Data) 183 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG2 (Device Configuration Word 1). 589 DEVCFG3/ADEVCFG3 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Con
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSIZ (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Data) 185 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG2/ADEVCFG2 (Device Configuration Word 1). 589 DEVCFG3/ADEVCFG3 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Devic
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Dointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSA (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Event Control) 188 DCHxINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSA (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 193 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Data) 185 DCRCXOR (DMA CRCXOR Enable) 185 DEVCFG0/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG2 (Device Configuration Word 1). 589 DEVCFG3/ADEVCFG3 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Con
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 192 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Source Tontol) 188 DCHXINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 192 DCHxSSA (DMA Channel x Source Size) 192 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRCXOR Enable) 185 DEVCFG/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG2/ADEVCFG2 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Configuration Word 3). 594 DEVCP0/ADEVCP0 (Device Code-Protect
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 191 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Source Tontol) 188 DCHXINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 191 DCHxSSA (DMA Channel x Source Size) 192 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRCXOR Enable) 185 DEVCFG/ADEVCFG0 (Device Configuration Word 0). 587 DEVCFG1/ADEVCFG1 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Configuration Word 3). 594 DEVCP0/ADEVCP0 (Device Code-Protect
Select 7) 54 CVRCON (Comparator Voltage Reference Control) 573 DCHxCON (DMA Channel x Control) 186 DCHxCPTR (DMA Channel x Cell Pointer) 194 DCHxCSIZ (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Cell-Size) 194 DCHxDAT (DMA Channel x Destination Pointer) 193 DCHxDAT (Channel x Destination Pointer) 193 DCHxDSA (DMA Channel x Destination Size) 192 DCHxDSIZ (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Destination Size) 192 DCHxECON (DMA Channel x Source Tontol) 188 DCHXINT (DMA Channel x Source Pointer) 193 DCHxSSA (DMA Channel x Source Size) 192 DCHxSSA (DMA Channel x Source Size) 192 DCHxSSIZ (DMA Channel x Source Size) 192 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRC Control) 183 DCRCCON (DMA CRCXOR Enable) 185 DEVCFG/ADEVCFG1 (Device Configuration Word 0). 587 DEVCFG2/ADEVCFG2 (Device Configuration Word 2). 592 DEVCFG3/ADEVCFG3 (Device Configuration Word 3). 594 DEVCP0/ADEVCP0 (Device Code-Protect