



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | MIPS32® M-Class |
| Core Size | 32-Bit Single-Core |
| Speed | 200MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 2MB (2M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 512K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V |
| Data Converters | A/D 40x12b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-TQFP |
| Supplier Device Package | 100-TQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh100-i-pt |

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

TABLE 1-18: ALTERNATE ETHERNET MII PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number | | | | Pin Type | Buffer Type | Description |
|----------|-----------------|--------------|--------------|-------------------|----------|-------------|--|
| | 64-pin QFN/TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/LQFP | | | |
| AERXD0 | — | 18 | — | — | I | ST | Alternate Ethernet Receive Data 0 |
| AERXD1 | — | 19 | — | — | I | ST | Alternate Ethernet Receive Data 1 |
| AERXD2 | — | 28 | — | — | I | ST | Alternate Ethernet Receive Data 2 |
| AERXD3 | — | 29 | — | — | I | ST | Alternate Ethernet Receive Data 3 |
| AERXERR | — | 1 | — | — | I | ST | Alternate Ethernet Receive Error Input |
| AERXDV | — | 12 | — | — | I | ST | Alternate Ethernet Receive Data Valid |
| AERXCLK | — | 16 | — | — | I | ST | Alternate Ethernet Receive Clock |
| AETXD0 | — | 47 | — | — | O | — | Alternate Ethernet Transmit Data 0 |
| AETXD1 | — | 48 | — | — | O | — | Alternate Ethernet Transmit Data 1 |
| AETXD2 | — | 44 | — | — | O | — | Alternate Ethernet Transmit Data 2 |
| AETXD3 | — | 43 | — | — | O | — | Alternate Ethernet Transmit Data 3 |
| AETXERR | — | 35 | — | — | O | — | Alternate Ethernet Transmit Error |
| AECOL | — | 42 | — | — | I | ST | Alternate Ethernet Collision Detect |
| AECRS | — | 41 | — | — | I | ST | Alternate Ethernet Carrier Sense |
| AETXCLK | — | 66 | — | — | I | ST | Alternate Ethernet Transmit Clock |
| AEMDC | — | 70 | — | — | O | — | Alternate Ethernet Management Data Clock |
| AEMDIO | — | 71 | — | — | I/O | — | Alternate Ethernet Management Data |
| AETXEN | — | 67 | — | — | O | — | Alternate Ethernet Transmit Enable |

Legend: CMOS = CMOS-compatible input or output
ST = Schmitt Trigger input with CMOS levels
TTL = Transistor-transistor Logic input buffer
Analog = Analog input
O = Output
PPS = Peripheral Pin Select
P = Power
I = Input

TABLE 1-19: ALTERNATE ETHERNET RMII PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number | | | | Pin Type | Buffer Type | Description |
|----------|-----------------|--------------|--------------|-------------------|----------|-------------|---|
| | 64-pin QFN/TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/LQFP | | | |
| AERXD0 | 43 | 18 | — | — | I | ST | Alternate Ethernet Receive Data 0 |
| AERXD1 | 46 | 19 | — | — | I | ST | Alternate Ethernet Receive Data 1 |
| AERXERR | 51 | 1 | — | — | I | ST | Alternate Ethernet Receive Error Input |
| AETXD0 | 57 | 47 | — | — | O | — | Alternate Ethernet Transmit Data 0 |
| AETXD1 | 56 | 48 | — | — | O | — | Alternate Ethernet Transmit Data 1 |
| AEMDC | 30 | 70 | — | — | O | — | Alternate Ethernet Management Data Clock |
| AEMDIO | 49 | 71 | — | — | I/O | — | Alternate Ethernet Management Data |
| AETXEN | 50 | 67 | — | — | O | — | Alternate Ethernet Transmit Enable |
| AEREFCLK | 45 | 16 | — | — | I | ST | Alternate Ethernet Reference Clock |
| AECRS | 62 | 12 | — | — | I | ST | Alternate Ethernet Carrier Sense Data Valid |

Legend: CMOS = CMOS-compatible input or output
ST = Schmitt Trigger input with CMOS levels
TTL = Transistor-transistor Logic input buffer
Analog = Analog input
O = Output
PPS = Peripheral Pin Select
P = Power
I = Input

The System Bus arbitration scheme implements a non-programmable, Least Recently Served (LRS) priority, which provides Quality Of Service (QOS) for most initiators. However, some initiators can use Fixed High Priority (HIGH) arbitration to guarantee their access to data.

The arbitration scheme for the available initiators is shown in Table 4-5.

TABLE 4-5: INITIATOR ID AND QOS

| Name | ID | QOS |
|------------------|----|-----------------------|
| CPU | 1 | LRS ⁽¹⁾ |
| CPU | 2 | HIGH ^(1,2) |
| DMA Read | 3 | LRS ⁽¹⁾ |
| DMA Read | 4 | HIGH ^(1,2) |
| DMA Write | 5 | LRS ⁽¹⁾ |
| DMA Write | 6 | HIGH ^(1,2) |
| USB | 7 | LRS |
| Ethernet Read | 8 | LRS |
| Ethernet Write | 9 | LRS |
| CAN1 | 10 | LRS |
| CAN2 | 11 | LRS |
| SQI1 | 12 | LRS |
| Flash Controller | 13 | HIGH ⁽²⁾ |
| Crypto | 14 | LRS |

Note 1: When accessing SRAM, the DMAPRI bit (CFGCON<25>) and the CPUPRI bit (CFGCON<24>) provide arbitration control for the DMA and CPU (when servicing an interrupt (i.e., EXL = 1)), respectively, by selecting the use of LRS or HIGH. When using HIGH, the DMA and CPU get arbitration preference over all initiators using LRS.

- 2:** Using HIGH arbitration can have serious negative effects on other initiators. Therefore, it is recommended to not enable this type of arbitration for an initiator that uses significant system bandwidth. HIGH arbitration is intended to be used for low bandwidth applications that require low latency, such as LCC graphics applications.

4.3 Permission Access and System Bus Registers

The System Bus on PIC32MZ EF family of microcontrollers provides access control capabilities for the transaction initiators on the System Bus.

The System Bus divides the entire memory space into fourteen target regions and permits access to each target by initiators via permission groups. Four Permission Groups (0 through 3) can be assigned to each initiator. Each permission group is independent of the others and can have exclusive or shared access to a region.

Using the CFGPG register (see Register 34-10 in **Section 34.0 “Special Features”**), Boot firmware can assign a permission group to each initiator, which can make requests on the System Bus.

The available targets and their regions, as well as the associated control registers to assign protection, are described and listed in Table 4-6.

Register 4-2 through Register 4-10 are used for setting and controlling access permission groups and regions.

To change these registers, they must be unlocked in hardware. The register lock is controlled by the PGLOCK Configuration bit (CFGCON<11>). Setting PGLOCK prevents writes to the control registers; clearing PGLOCK allows writes.

To set or clear the PGLOCK bit, an unlock sequence must be executed. Refer to **Section 42. “Oscillators with Enhanced PLL”** in the *“PIC32 Family Reference Manual”* for details.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------------|---------------------|-------------------|---------------------|------------------|---------------|---------------|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0, HC | R-0 | R/W-0 |
| | AUTOCLR | ISO AUTORQ | DMAREQEN | DISNYET PIDERR | DMAREQMD | — DATATWEN | — DATATGGL | INCOMPRX |
| 23:16 | R/W-0, HC | R/W-0, HS | R/W-0 | R/W-0, HC | R-0, HS | R/W-0, HS | R-0, HS, HC | R/W-0, HS |
| | CLRDT | SENTSTALL RXSTALL | SENDSTALL REQPKT | FLUSH | DATAERR DERRNAKT | OVERRUN ERROR | FIFOFULL | RXPKTRDY |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | MULT<4:0> | | | | | RXMAXP<10:8> | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | RXMAXP<7:0> | | | | | | | |

| | | |
|-------------------|-----------------------|------------------------------------|
| Legend: | HC = Hardware Cleared | HS = Hardware Set |
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared |
| | | x = Bit is unknown |

bit 31 **AUTOCLR:** RXPKTRDY Automatic Clear Control bit

- 1 = RXPKTRDY will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the RX FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually. When using a DMA to unload the RX FIFO, data is read from the RX FIFO in 4-byte chunks regardless of the RXMAXP.
- 0 = No automatic clearing of RXPKTRDY

This bit should not be set for high-bandwidth Isochronous endpoints.

bit 30 **ISO:** Isochronous Endpoint Control bit (*Device mode*)

- 1 = Enable the RX endpoint for Isochronous transfers
- 0 = Enable the RX endpoint for Bulk/Interrupt transfers

AUTORQ: Automatic Packet Request Control bit (*Host mode*)

- 1 = REQPKT will be automatically set when RXPKTRDY bit is cleared.
- 0 = No automatic packet request

This bit is automatically cleared when a short packet is received.

bit 29 **DMAREQEN:** DMA Request Enable Control bit

- 1 = Enable DMA requests for the RX endpoint.
- 0 = Disable DMA requests for the RX endpoint.

bit 28 **DISNYET:** Disable NYET Handshakes Control/PID Error Status bit (*Device mode*)

- 1 = In Bulk/Interrupt transactions, disables the sending of NYET handshakes. All successfully received RX packets are ACKed including at the point at which the FIFO becomes full.
- 0 = Normal operation.

In Bulk/Interrupt transactions, this bit only has any effect in Hi-Speed mode, in which mode it should be set for all Interrupt endpoints.

PIDERR: PID Error Status bit (*Host mode*)

- 1 = In ISO transactions, this indicates a PID error in the received packet.
- 0 = No error

bit 27 **DMAREQMD:** DMA Request Mode Selection bit

- 1 = DMA Request Mode 1
- 0 = DMA Request Mode 0

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 19-16 **TXFIFOSZ<3:0>**: TX Endpoint FIFO packet size bits

The maximum packet size to allowed for (before any splitting within the FIFO of Bulk/High-Bandwidth packets prior to transmission)

1111 = Reserved

•
•
•

1010 = Reserved

1001 = 4096 bytes

1000 = 2048 bytes

0111 = 1024 bytes

0110 = 512 bytes

0101 = 256 bytes

0100 = 128 bytes

0011 = 64 bytes

0010 = 32 bytes

0001 = 16 bytes

0000 = 8 bytes

bit 15-10 **Unimplemented**: Read as '0'

bit 9 **TXEDMA**: TX Endpoint DMA Assertion Control bit

1 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.

0 = DMA_REQ signal for all IN endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.

bit 8 **RXEDMA**: RX Endpoint DMA Assertion Control bit

1 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP-8 bytes have been written to an endpoint. This is Early mode.

0 = DMA_REQ signal for all OUT endpoints will be deasserted when MAXP bytes have been written to an endpoint. This is Late mode.

bit 7 **BDEV**: USB Device Type bit

1 = USB is operating as a 'B' device

0 = USB is operating as an 'A' device

bit 6 **FSDEV**: Full-Speed/Hi-Speed device detection bit (*Host mode*)

1 = A Full-Speed or Hi-Speed device has been detected being connected to the port

0 = No Full-Speed or Hi-Speed device detected

bit 5 **LSDEV**: Low-Speed Device Detection bit (*Host mode*)

1 = A Low-Speed device has been detected being connected to the port

0 = No Low-Speed device detected

bit 4-3 **VBUS<1:0>**: VBUS Level Detection bits

11 = Above VBUS Valid

10 = Above AValid, below VBUS Valid

01 = Above Session End, below AValid

00 = Below Session End

bit 2 **HOSTMODE**: Host Mode bit

1 = USB module is acting as a Host

0 = USB module is not acting as a Host

bit 1 **HOSTREQ**: Host Request Control bit

'B' device only:

1 = USB module initiates the Host Negotiation when Suspend mode is entered. This bit is cleared when Host Negotiation is completed.

0 = Host Negotiation is not taking place

TABLE 12-22: PERIPHERAL PIN SELECT INPUT REGISTER MAP (CONTINUED)

| Virtual Address (BF80_#) | Register Name | Bit Range | Bits | | | | | | | | | | | | | | | | All Resets |
|-----------------------------|----------------------|--------------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|-------------|------|------|------|------------|
| | | | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 | 16/0 | |
| 1488 | U5RXR | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | U5RXR<3:0> | | | | 0000 |
| 148C | U5CTSR | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | U5CTSR<3:0> | | | | 0000 |
| 1490 | U6RXR | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | U6RXR<3:0> | | | | 0000 |
| 1494 | U6CTSR | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | U6CTSR<3:0> | | | | 0000 |
| 149C | SDI1R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SDI1R<3:0> | | | | 0000 |
| 14A0 | SS1R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SS1R<3:0> | | | | 0000 |
| 14A8 | SDI2R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SDI2R<3:0> | | | | 0000 |
| 14AC | SS2R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SS2R<3:0> | | | | 0000 |
| 14B4 | SDI3R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SDI3R<3:0> | | | | 0000 |
| 14B8 | SS3R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SS3R<3:0> | | | | 0000 |
| 14C0 | SDI4R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SDI4R<3:0> | | | | 0000 |
| 14C4 | SS4R | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SS4R<3:0> | | | | 0000 |
| 14CC | SDI5R ⁽¹⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SDI5R<3:0> | | | | 0000 |
| 14D0 | SS5R ⁽¹⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SS5R<3:0> | | | | 0000 |
| 14D8 | SDI6R ⁽¹⁾ | 31:16 | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | — | 0000 |
| | | 15:0 | — | — | — | — | — | — | — | — | — | — | — | — | SDI6R<3:0> | | | | 0000 |

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: This register is not available on 64-pin devices.
 2: This register is not available on devices without a CAN module.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

The timer source for each Input Capture module depends on the setting of the ICACLK bit in the CFGCON register. The available configurations are shown in Table 17-1.

TABLE 17-1: TIMER SOURCE CONFIGURATIONS

| Input Capture Module | Timerx | Timery |
|-------------------------|--------|--------|
| ICACLK (CFGCON<17>) = 0 | | |
| IC1 | Timer2 | Timer3 |
| • | • | • |
| • | • | • |
| • | • | • |
| IC9 | Timer2 | Timer3 |
| ICACLK (CFGCON<17>) = 1 | | |
| IC1 | Timer4 | Timer5 |
| IC2 | Timer4 | Timer5 |
| IC3 | Timer4 | Timer5 |
| IC4 | Timer2 | Timer3 |
| IC5 | Timer2 | Timer3 |
| IC6 | Timer2 | Timer3 |
| IC7 | Timer6 | Timer7 |
| IC8 | Timer6 | Timer7 |
| IC9 | Timer6 | Timer7 |

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 20-6: SQI1CMDTHR: SQI COMMAND THRESHOLD REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|------------------------------|----------------|----------------|---------------|---------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | TXCMDTHR<4:0> | | | | |
| 7:0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | RXCMDTHR<4:0> ⁽¹⁾ | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **TXCMDTHR<4:0>:** Transmit Command Threshold bits

In transmit initiation mode, the SQI module performs a transmit operation when transmit command threshold bytes are present in the TX FIFO. These bits should usually be set to '1' for normal Flash commands, and set to a higher value for page programming. For 16-bit mode, the value should be a multiple of 2.

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **RXCMDTHR<4:0>:** Receive Command Threshold bits⁽¹⁾

In receive initiation mode, the SQI module attempts to perform receive operations to fetch the receive command threshold number of bytes in the receive buffer. If space for these bytes is not present in the FIFO, the SQI will not initiate a transfer. For 16-bit mode, the value should be a multiple of 2.

If software performs any reads, thereby reducing the FIFO count, hardware would initiate a receive transfer to make the FIFO count equal to the value in these bits. If software would not like any more words latched into the FIFO, command initiation mode needs to be changed to Idle before any FIFO reads by software.

In the case of Boot/XIP mode, the SQI module will use the System Bus burst size, instead of the receive command threshold value.

Note 1: These bits should only be programmed when a receive is not active (i.e., during Idle mode or a transmit).

REGISTER 20-9: SQI1INTSTAT: SQI INTERRUPT STATUS REGISTER (CONTINUED)

- bit 2 **TXTHRIF:** Transmit Buffer Threshold Interrupt Flag bit
 1 = Transmit buffer has more than TXINTTHR words of space available
 0 = Transmit buffer has less than TXINTTHR words of space available
- bit 1 **TXFULLIF:** Transmit Buffer Full Interrupt Flag bit
 1 = The transmit buffer is full
 0 = The transmit buffer is not full
- bit 0 **TXEMPTYIF:** Transmit Buffer Empty Interrupt Flag bit
 1 = The transmit buffer is empty
 0 = The transmit buffer has content

Note 1: In Boot/XIP mode, the POR value of the receive buffer threshold is zero. Therefore, this bit will be set to a '1', immediately after a POR until a read request on the System Bus is received.

| |
|---|
| Note: The bits in the register are cleared by writing a '1' to the corresponding bit position. |
|---|

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 23-2: PMMODE: PARALLEL PORT MODE REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|
| 31:24 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — |
| 23:16 | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — | U-0 — |
| 15:8 | R-0 BUSY | R/W-0 IRQM<1:0> | R/W-0 IRQM<1:0> | R/W-0 INCM<1:0> | R/W-0 INCM<1:0> | R/W-0 MODE16 | R/W-0 MODE<1:0> | R/W-0 MODE<1:0> |
| 7:0 | R/W-0 WAITB<1:0> ⁽¹⁾ | R/W-0 WAITB<1:0> ⁽¹⁾ | R/W-0 WAITB<1:0> ⁽¹⁾ | R/W-0 WAITM<3:0> ⁽¹⁾ | R/W-0 WAITM<3:0> ⁽¹⁾ | R/W-0 WAITM<3:0> ⁽¹⁾ | R/W-0 WAITE<1:0> ⁽¹⁾ | R/W-0 WAITE<1:0> ⁽¹⁾ |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **BUSY:** Busy bit (Master mode only)

1 = Port is busy

0 = Port is not busy

bit 14-13 **IRQM<1:0>:** Interrupt Request Mode bits

11 = Reserved, do not use

10 = Interrupt is generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> = 11 (Addressable Slave mode only)

01 = Interrupt is generated at the end of the read/write cycle

00 = No Interrupt is generated

bit 12-11 **INCM<1:0>:** Increment Mode bits

11 = Slave mode read and write buffers auto-increment (MODE<1:0> = 00 only)

10 = Decrement ADDR<15:0> and ADDR<14> by 1 every read/write cycle⁽²⁾

01 = Increment ADDR<15:0> and ADDR<14> by 1 every read/write cycle⁽²⁾

00 = No increment or decrement of address

bit 10 **MODE16:** 8/16-bit Mode bit

1 = 16-bit mode: a read or write to the data register invokes a single 16-bit transfer

0 = 8-bit mode: a read or write to the data register invokes a single 8-bit transfer

bit 9-8 **MODE<1:0>:** Parallel Port Mode Select bits

11 = Master mode 1 (PMCSx, PMRD/PMWR, PMENB, PMA<x:0>, and PMD<15:0>)⁽³⁾

10 = Master mode 2 (PMCSx, PMRD, PMWR, PMA<x:0>, and PMD<15:0>)⁽³⁾

01 = Enhanced Slave mode, control signals (PMRD, PMWR, PMCSx, PMD<7:0>, and PMA<1:0>)

00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCSx, and PMD<7:0>)

bit 7-6 **WAITB<1:0>:** Data Setup to Read/Write Strobe Wait States bits⁽¹⁾

11 = Data wait of 4 TPBCLK2; multiplexed address phase of 4 TPBCLK2

10 = Data wait of 3 TPBCLK2; multiplexed address phase of 3 TPBCLK2

01 = Data wait of 2 TPBCLK2; multiplexed address phase of 2 TPBCLK2

00 = Data wait of 1 TPBCLK2; multiplexed address phase of 1 TPBCLK2 (default)

Note 1: Whenever WAITM<3:0> = 0000, WAITB and WAITE bits are ignored and forced to 1 TPBCLK2 cycle for a write operation; WAITB = 1 TPBCLK2 cycle, WAITE = 0 TPBCLK2 cycles for a read operation.

2: Address bits 14 and 15 are not subject to auto-increment/decrement if configured as Chip Select.

3: The PMD<15:8> bits are not active if the MODE16 bit = 1.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 23-10: PMRDIN: PARALLEL PORT READ INPUT DATA REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | RDATAIN<15:8> | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | RDATAIN<7:0> | | | | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15-0 **RDATAIN<15:0>:** Port Read Input Data bits

Note: This register is only used when the DUALBUF bit (PMCON<17>) is set to '1' and exclusively for reads. If the DUALBUF bit is '0', the PMDIN register (Register 23-5) is used for reads instead of PMRDIN.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 24-2: EBIMSKx: EXTERNAL BUS INTERFACE ADDRESS MASK REGISTER ('x' = 0-3)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|-----------------------------|----------------|----------------|---------------|---------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | — | — | REGSEL<2:0> | | |
| 7:0 | R/W-0 | R/W-0 | R/W-1 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | MEMTYPE<2:0> | | | MEMSIZE<4:0> ⁽¹⁾ | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-11 **Unimplemented:** Read as '0'

bit 10-8 **REGSEL<2:0>:** Timing Register Set for Chip Select 'x' bits

111 = Reserved

•
•
•

011 = Reserved

010 = Use EBISMT2

001 = Use EBISMT1

000 = Use EBISMT0

bit 7-5 **MEMTYPE<2:0>:** Select Memory Type for Chip Select 'x' bits

111 = Reserved

•
•
•

011 = Reserved

010 = NOR-Flash

001 = SRAM

000 = Reserved

bit 4-0 **MEMSIZE<4:0>:** Select Memory Size for Chip Select 'x' bits⁽¹⁾

11111 = Reserved

•
•
•

01010 = Reserved

01001 = 16 MB

01000 = 8 MB

00111 = 4 MB

00110 = 2 MB

00101 = 1 MB

00100 = 512 KB

00011 = 256 KB

00010 = 128 KB

00001 = 64 KB (smaller memories alias within this range)

00000 = Chip Select is not used

Note 1: The specified value for these bits depends on the number of available address lines. Refer to the specific device pin table (Table 2 through Table 5) for the available address lines.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 26-2: CECON: CRYPTO ENGINE CONTROL REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 7:0 | R/W-0 | R/W-0, HC | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 |
| | SWAPOEN | SWRST | SWAPEN | — | — | BDPCHST | BDPPLEN | DMAEN |

Legend:

R = Readable bit

W = Writable bit

HC = Hardware Cleared

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-8 **Unimplemented:** Read as '0'

bit 7 **SWAPOEN:** Swap Output Data Enable bit

1 = Output data is byte swapped when written by dedicated DMA

0 = Output data is not byte swapped when written by dedicated DMA

bit 6 **SWRST:** Software Reset bit

1 = Initiate a software reset of the Crypto Engine

0 = Normal operation

bit 5 **SWAPEN:** Input Data Swap Enable bit

1 = Input data is byte swapped when read by dedicated DMA

0 = Input data is not byte swapped when read by dedicated DMA

bit 4-3 **Unimplemented:** Read as '0'

bit 2 **BDPCHST:** Buffer Descriptor Processor (BDP) Fetch Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

1 = BDP descriptor fetch is enabled

0 = BDP descriptor fetch is disabled

bit 1 **BDPPLEN:** Buffer Descriptor Processor Poll Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

1 = Poll for descriptor until valid bit is set

0 = Do not poll

bit 0 **DMAEN:** DMA Enable bit

1 = Crypto Engine DMA is enabled

0 = Crypto Engine DMA is disabled

REGISTER 28-3: ADCCON3: ADC CONTROL REGISTER 3 (CONTINUED)

bit 6 **GSWTRG**: Global Software Trigger bit

1 = Trigger conversion for ADC inputs that have selected the GSWTRG bit as the trigger signal, either through the associated TRGSRC<4:0> bits in the ADCTRGx registers or through the STRGSRC<4:0> bits in the ADCCON1 register

0 = Do not trigger an analog-to-digital conversion

Note: This bit is automatically cleared in the next ADC clock cycle.

bit 5-0 **ADINSEL<5:0>**: Analog Input Select bits

These bits select the analog input to be converted when the RQCNVRT bit is set. As a general rule:

111111 = Reserved

•
•
•

101101 = Reserved

101100 = MAX_AN_INPUT + 2 = IVTEMP

101011 = MAX_AN_INPUT + 1 = IVREF

101010 = MAX_AN_INPUT = AN[MAX_AN_INPUT]

•
•
•

000001 = AN1

000000 = AN0

- Note 1:** The SAMP bit has the highest priority and setting this bit will keep the S&H circuit in Sample mode until the bit is cleared. Also, usage of the SAMP bit will cause settings of SAMC<9:0> bits (ADCCON2<25:16>) to be ignored.
- 2:** The SAMP bit only connects Class 2 and Class 3 analog inputs to the shared ADC, ADC7. All Class 1 analog inputs are not affected by the SAMP bit.
- 3:** The SAMP bit is not a self-clearing bit and it is the responsibility of application software to first clear this bit and only after setting the RQCNVRT bit to start the analog-to-digital conversion.
- 4:** Normally, when the SAMP and RQCNVRT bits are used by software routines, all TRGSRCx<4:0> bits and STRGSRC<4:0> bits should be set to '00000' to disable all external hardware triggers and prevent them from interfering with the software-controlled sampling command signal SAMP and with the software-controlled trigger RQCNVRT.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 29-9: CiRXMN: CAN ACCEPTANCE FILTER MASK 'n' REGISTER ('n' = 0-3)

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | SID<10:3> | | | | | | | |
| 23:16 | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | U-0 | R/W-0 | R/W-0 |
| | SID<2:0> | | | — | MIDE | — | EID<17:16> | |
| 15:8 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | EID<15:8> | | | | | | | |
| 7:0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | EID<7:0> | | | | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-21 **SID<10:0>**: Standard Identifier bits

1 = Include bit, SIDx, in filter comparison

0 = Bit SIDx is 'don't care' in filter operation

bit 20 **Unimplemented**: Read as '0'

bit 19 **MIDE**: Identifier Receive Mode bit

1 = Match only message types (standard/extended address) that correspond to the EXID bit in filter

0 = Match either standard or extended address message if filters match (that is, if (Filter SID) = (Message SID) or if (FILTER SID/EID) = (Message SID/EID))

bit 18 **Unimplemented**: Read as '0'

bit 17-0 **EID<17:0>**: Extended Identifier bits

1 = Include bit, EIDx, in filter comparison

0 = Bit EIDx is 'don't care' in filter operation

Note: This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

REGISTER 30-33: EMAC1MADR: ETHERNET CONTROLLER MAC MII MANAGEMENT ADDRESS REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 23:16 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| | — | — | — | — | — | — | — | — |
| 15:8 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-1 |
| | — | — | — | PHYADDR<4:0> | | | | |
| 7:0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| | — | — | — | REGADDR<4:0> | | | | |

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits

This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).

bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits


This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.


NOTES:

41.1 Package Marking Information (Continued)


100-Lead TQFP (12x12x1 mm)




Example




124-Lead VTLA (9x9x0.9 mm)




Example




144-Lead TQFP (16x16x1 mm)




Example



144-Lead LQFP (20x20x1.40 mm)



Example




| | | |
|----------------|---|--|
| Legend: | XX...X | Customer-specific information |
| | Y | Year code (last digit of calendar year) |
| | YY | Year code (last 2 digits of calendar year) |
| | WW | Week code (week of January 1 is week '01') |
| | NNN | Alphanumeric traceability code |
| | * | Pb-free JEDEC designator for Matte Tin (Sn) |
| | | This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. |
| Note: | In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. | |

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

144-Lead Plastic Low Profile Quad Flatpack (PL) - 20x20x1.40 mm Body [LQFP]
2.00 mm Footprint

Note: For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



RECOMMENDED LAND PATTERN

| Units | Dimension Limits | MILLIMETERS | | |
|---------------------------|------------------|-------------|----------|------|
| | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.50 BSC | |
| Contact Pad Spacing | C1 | | 21.40 | |
| Contact Pad Spacing | C2 | | 21.40 | |
| Contact Pad Width (X144) | X1 | | | 0.30 |
| Contact Pad Length (X144) | Y1 | | | 1.55 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2044B

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

APPENDIX B: MIGRATING FROM PIC32MZ EC TO PIC32MZ EF

This appendix provides an overview of considerations for migrating from PIC32MZ EC devices to the PIC32MZ EF family of devices. The code developed for PIC32MZ EC devices can be ported to PIC32MZ EF devices after making the appropriate changes outlined in the following sections.

The PIC32MZ EF devices are similar to PIC32MZ EC devices, with many feature improvements and new capabilities.

B.1 Oscillator and PLL Configuration

A number of new features have been added to the oscillator and PLL to enhance their ability to work with crystals and to change frequencies.

Table B-1 summarizes the differences (indicated by **Bold** type) between the family differences for the oscillator.

TABLE B-1: OSCILLATOR DIFFERENCES

| PIC32MZ EC Feature | PIC32MZ EF Feature |
|---|--|
| Primary Oscillator Crystal Power | |
| On PIC32MZ EC devices, the crystal HS Posc mode is only functional with crystals that have certain characteristics, such as very low ESR. | On PIC32MZ EF devices, some DEVCFG0 bits have been added to allow control over the strength of the oscillator and to add a kick start boost. POSCBOOST (DEVCFG0<21>) 1 = Boost the kick start of the oscillator 0 = Normal start of the oscillator POSCGAIN<1:0> (DEVCFG0<20:19>) 11 = 2x gain setting 10 = 1.5x gain setting 01 = 0.5x gain setting 00 = 1x gain setting Note that the default for POSCGAIN (2x gain setting) may over-drive crystals and shorten their life. It is the responsibility of the designer to ensure crystals are operated properly. |
| Secondary Oscillator Crystal Power | |
| On PIC32MZ EC devices, the Secondary Oscillator (SOSC) is not functional. | On PIC32MZ EF devices, the Secondary Oscillator is now functional, and provides similar strength and kick start boost features as the Posc. SOSCBOST (DEVCFG0<18>) 1 = Boost the kick start of the oscillator 0 = Normal start of the oscillator SOSCGAIN<1:0> (DEVCFG0<17:16>) 11 = 2x gain setting 10 = 1.5x gain setting 01 = 0.5x gain setting 00 = 1x gain setting Note that the default for SOSCGAIN (2x gain setting) may over-drive crystals and shorten their life. It is the responsibility of the designer to ensure crystals are operated properly. |
| Clock Status Bits | |
| On PIC32MZ EC devices, the SOSCRDY bit (OSCCON<22>) indicates when the Secondary Oscillator is ready. There are no indications of other oscillator status. | A new register, CLKSTAT, has been added, which includes the SOSCRDY bit (CLKSTAT<4>). In addition, new status bits are available: <ul style="list-style-type: none">• LPRCRDY (CLKSTAT<5>)• POSCRDY (CLKSTAT<2>)• DIVSPLL RDY (CLKSTAT<1>)• FRCDY (CLKSTAT<0>) |
| Clock Switching | |
| On PIC32MZ EC devices, clock switches occur as soon as the switch command is issued. Also, the only clock sources that can be divided are the output of the PLL, and the FRC. | To reduce power spikes during clock switches, PIC32MZ EF devices add a clock slewing feature, so that clock switches can be controlled in their rate and size. The SLEWCON register controls this feature. The SLEWCON register also features a SYSCLK divider, so that all of the possible clock sources may be divided further as needed. |

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

| | |
|--|-----|
| ADCCMPx (ADC Digital Comparator 'x' Limit Value Register ('x' = 1 through 6))..... | 461 |
| ADCCMPxCON (ADC Digital Comparator 'x' Control Register ('x' = 1 through 6))..... | 469 |
| ADCCON1 (ADC Control Register 1)..... | 437 |
| ADCCON2 (ADC Control Register 2)..... | 440 |
| ADCCON3 (ADC Control Register 3)..... | 442 |
| ADCCSS1 (ADC Common Scan Select Register 1)..... | 457 |
| ADCCSS2 (ADC Common Scan Select Register 2)..... | 458 |
| ADCDATAx (ADC Output Data Register ('x' = 0 through 44))..... | 474 |
| ADCDSTAT1 (ADC Data Ready Status Register 1)..... | 459 |
| ADCDSTAT2 (ADC Data Ready Status Register 2)..... | 459 |
| ADCEIEN1 (ADC Early Interrupt Enable Register 1)..... | 477 |
| ADCEIEN2 (ADC Early Interrupt Enable Register 2)..... | 477 |
| ADCEIEN2 (ADC Early Interrupt Status Register 2)..... | 479 |
| ADCFLTRx (ADC Digital Filter 'x' Register ('x' = 1 through 6))..... | 462 |
| ADCGIRQEN1 (ADC Interrupt Enable Register 1)..... | 456 |
| ADCIMCON1 (ADC Input Mode Control Register 1)..... | 447 |
| ADCIMCON2 (ADC Input Mode Control Register 2)..... | 450 |
| ADCIMCON3 (ADC Input Mode Control Register 3)..... | 453 |
| ADCIQEN2 (ADC Interrupt Enable Register 2)..... | 456 |
| ADCSYSCFG1 (ADC System Configuration Register 1)..... | 483 |
| ADCSYSCFG2 (ADC System Configuration Register 2)..... | 483 |
| ADCTRG1 (ADC Trigger Source 1 Register)..... | 464 |
| ADCTRG2 (ADC Trigger Source 2 Register)..... | 465 |
| ADCTRG3 (ADC Trigger Source 3 Register)..... | 466 |
| ADCTRGMODE (ADC Triggering Mode for Dedicated ADC)..... | 445 |
| ADCTRGSNS (ADC Trigger Level/Edge Sensitivity)..... | 475 |
| ADCxCFG (ADCx Configuration Register 'x' ('x' = 1 through 6))..... | 482 |
| ADCxTIME (Dedicated ADCx Timing Register 'x' ('x' = 0 through 4))..... | 476 |
| ALRMTIME (Alarm Time Value)..... | 399 |
| BFxSEQ3/ABFxSEQ3 (Boot Flash 'x' Sequence Word 3 Register)..... | 70 |
| CEBDADDR (Crypto Engine Buffer Descriptor)..... | 405 |
| CEBDPADDR (Crypto Engine Buffer Descriptor Processor)..... | 405 |
| CECON (Crypto Engine Control)..... | 404 |
| CEHDLEN (Crypto Engine Header Length)..... | 411 |
| CEINTEN (Crypto Engine Interrupt Enable)..... | 409 |
| CEINTSRC (Crypto Engine Interrupt Source)..... | 408 |
| CEPOLLCON (Crypto Engine Poll Control)..... | 410 |
| CESTAT (Crypto Engine Status)..... | 406 |
| CETRLLEN (Crypto Engine Trailer Length)..... | 411 |
| CEVER (Crypto Engine Revision, Version, and ID)..... | 403 |
| CFGEBIA (External Bus Interface Address Pin Configuration)..... | 597 |
| CFGEBIC (External Bus Interface Control Pin Configuration)..... | 598 |
| CFGPG (Permission Group Configuration)..... | 600 |
| CiCFG (CAN Baud Rate Configuration)..... | 492 |
| CiCON (CAN Module Control)..... | 490 |
| CiFIFOBA (CAN Message Buffer Base Address)..... | 517 |
| CiFIFOIn (CAN Module Message Index Register 'n' ('n' = 0-31))..... | 522 |
| CiFIFOCONn (CAN FIFO Control Register 'n' ('n' = 0-31))..... | 518 |
| CiFIFOINTn (CAN FIFO Interrupt Register 'n' ('n' = 0-31))..... | 520 |
| CiFIFOUn (CAN FIFO User Address Register 'n' ('n' = 0-31))..... | 522 |
| CiFLTCON0 (CAN Filter Control Register 0)..... | 500 |
| CiFLTCON1 (CAN Filter Control Register 1)..... | 502 |
| CiFLTCON2 (CAN Filter Control Register 2)..... | 504 |
| CiFLTCON3 (CAN Filter Control Register 3)..... | 506 |
| CiFLTCON4 (CAN Filter Control Register 4)..... | 508 |
| CiFLTCON5 (CAN Filter Control Register 5)..... | 510 |
| CiFLTCON6 (CAN Filter Control Register 6)..... | 512 |
| CiFLTCON7 (CAN Filter Control Register 7)..... | 514 |
| CiFSTAT (CAN FIFO Status)..... | 497 |
| CiRXFn (CAN Acceptance Filter 'n' Register 7 ('n' = 0-31))..... | 516 |
| CiRXMn (CAN Acceptance Filter Mask 'n' Register ('n' = 0-3))..... | 499 |
| CiRXOVF (CAN Receive FIFO Overflow Status)..... | 498 |
| CiTMR (CAN Timer)..... | 498 |
| CiTREC (CAN Transmit/Receive Error Count)..... | 497 |
| CiVEC (CAN Interrupt Code)..... | 496 |
| CMSTAT (Comparator Control Register)..... | 570 |
| CMxCON (Comparator Control)..... | 569 |
| CNCONx (Change Notice Control for PORTx)..... | 282 |
| CONFIG (Configuration Register - CP0 Register 16, Select 0)..... | 51 |
| CONFIG1 (Configuration Register 1 - CP0 Register 16, Select 1)..... | 52 |
| CONFIG3 (Configuration Register 3 - CP0 Register 16, Select 3)..... | 53 |
| CONFIG5 (Configuration Register 5 - CP0 Register 16, Select 5)..... | 54 |
| CONFIG7 (Configuration Register 7 - CP0 Register 16, Select 7)..... | 54 |
| CVRCON (Comparator Voltage Reference Control)..... | 573 |
| DCHxCON (DMA Channel x Control)..... | 186 |
| DCHxCPTR (DMA Channel x Cell Pointer)..... | 194 |
| DCHxCsIZ (DMA Channel x Cell-Size)..... | 194 |
| DCHxDAT (DMA Channel x Pattern Data)..... | 195 |
| DCHxDPTR (Channel x Destination Pointer)..... | 193 |
| DCHxDSA (DMA Channel x Destination Start Address)..... | 191 |
| DCHxDSIZ (DMA Channel x Destination Size)..... | 192 |
| DCHxECON (DMA Channel x Event Control)..... | 188 |
| DCHxINT (DMA Channel x Interrupt Control)..... | 189 |
| DCHxSPTR (DMA Channel x Source Pointer)..... | 193 |
| DCHxSSA (DMA Channel x Source Start Address)..... | 191 |
| DCHxSSIZ (DMA Channel x Source Size)..... | 192 |
| DCRCCON (DMA CRC Control)..... | 183 |
| DCRCDATA (DMA CRC Data)..... | 185 |
| DCRCXOR (DMA CRCXOR Enable)..... | 185 |
| DEVCFG0/ADEVCFG0 (Device Configuration Word 0)..... | 587 |
| DEVCFG1/ADEVCFG1 (Device Configuration Word 1)..... | 589 |
| DEVCFG2/ADEVCFG2 (Device Configuration Word 2)..... | 592 |
| DEVCFG3/ADEVCFG3 (Device Configuration Word 3)..... | 594 |
| DEVCP0/ADEVCP0 (Device Code-Protect 0)..... | 586 |
| DEVID (Device and Revision ID)..... | 601 |
| DEVSIGN0/ADEVSIGN0 (Device Signature Word 0)..... | 586 |
| DMAADDR (DMA Address)..... | 182 |
| DMACON (DMA Controller Control)..... | 181 |
| DMASTAT (DMA Status)..... | 182 |