



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I2S, POR, PWM, WDT
Number of I/O	97
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	124-VFTLA Dual Rows, Exposed Pad
Supplier Device Package	124-VTLA (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh124-i-tl

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 4.1.1 BOOT FLASH SEQUENCE AND CONFIGURATION SPACES

Sequence space is used to identify which boot Flash is aliased by aliased regions. If the value programmed into the TSEQ<15:0> bits of the BF1SEQ3 word is equal to or greater than the value programmed into the TSEQ<15:0> bits of the BF2SEQ3 word, boot Flash 1 is aliased by the lower boot alias region, and boot Flash 2 is aliased by the upper boot alias region. If the TSEQ<15:0> bits of the BF2SEQ3 word is greater than the TSEQ<15:0> bits of the BF1SEQ3 word, the opposite is true (see Table 4-2 and Table 4-3 for BFxSEQ3 word memory locations).

The CSEQ<15:0> bits must contain the one's complement value of the TSEQ<15:0> bits; otherwise, the value of the TSEQ<15:0> bits is considered invalid, and an alternate sequence is used. See **Section 4.1.2** "Alternate Sequence and Configuration Words" for more information.

Once boot Flash memories are aliased, configuration space located in the lower boot alias region is used as the basis for the Configuration words, DEVSIGN0, DEVCP0, and DEVCFGx (and the associated alternate configuration registers). This means that the boot Flash region to be aliased by lower boot alias region memory must contain configuration values in the appropriate memory locations.

Note:

Do not use word program operation (NVMOP<3:0> = 0001) when programming data into the sequence and configuration spaces.

## 4.1.2 ALTERNATE SEQUENCE AND CONFIGURATION WORDS

Every word in the configuration space and sequence space has an associated alternate word (designated by the letter A as the first letter in the name of the word). During device start-up, primary words are read and if uncorrectable ECC errors are found, the BCFGERR (RCON<27>) flag is set and alternate words are used. If uncorrectable ECC errors are found in primary and alternate words, the BCFGFAIL (RCON<26>) flag is set and the default configuration is used.

u
Ś
တ
0
0
0
_
ω
2
ŏ
ŏ
à
)D-pa
)D-pag
)D-page
ĕ
ĕ
ĕ
ĕ

TABLE 4-16: SYSTEM BUS TARGET 8 REGISTER MAP

ess											Bits								
Virtual Address (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
A020	SBT8ELOG1	31:16	MULTI	_	_	_		CODE	<3:0>		_	_	_	_	_	_	_	_	0000
A020	SBIGLLOGI	15:0				INIT	ΓID<7:0>					REGIO	N<3:0>		_	С	MD<2:0>		0000
A024	SBT8ELOG2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7024	OBTOLLOGE	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	GROU	P<1:0>	0000
A028	SBT8ECON	31:16	_	_	_	_	_	_	_	ERRP	_	_	_	_	_	_	_	_	0000
71020	OBTOLOGIV	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A030	SBT8ECLRS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
71000	OBTOLOLINO	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
A038	SBT8ECLRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
71000		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	CLEAR	0000
A040	SBT8REG0	31:16							1	BA	SE<21:6>						ı	1	xxxx
		15:0			BA	\SE<5:0>		ı	PRI			ı	SIZE<4:0	>		_	_	_	xxxx
A050	SBT8RD0	31:16	_		_	_			_			_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
A058	SBT8WR0	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	xxxx
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
A060	SBT8REG1	31:16							ı		SE<21:6>						1		xxxx
		15:0			B <i>A</i>	\SE<5:0>			PRI	_			SIZE<4:0	>		_		_	xxxx
A070	SBT8RD1	31:16	_	_	_	_		_	_		_	_	_	_	_	_		_	xxxx
		15:0	_	_	_										GROUP3	GROUP2	GROUP1		
A078	SBT8WR1	31:16	_												-	-	-	_	xxxx
Lawar		15:0		_	_		_	_	_	_	_	_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	XXXX

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

<b>TABLE 7-3:</b>	INTERRUPT	REGISTER	MAP	(CONTINUED)

ress f)	<b>5</b>	Bits										s,							
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF002	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	VOFF<	17:16>	0000
0546	OFF002	15:0								VOFF<15:1>								_	0000
0540	OFF003	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0340	011003	15:0								VOFF<15:1>								_	0000
0550	OFF004	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0330	011004	15:0								VOFF<15:1>								_	0000
0554	OFF005	31:16	_	1	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0554	OFF005	15:0								VOFF<15:1>								_	0000
0558	OFF006	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0336	011000	15:0								VOFF<15:1>								_	0000
0550	OFF007	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0550	011007	15:0								VOFF<15:1>								_	0000
0560	OFF008	31:16	_	1	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0300	011000	15:0								VOFF<15:1>								_	0000
0564	OFF009	31:16	_	-	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0304	011009	15:0								VOFF<15:1>								_	0000
0568	OFF010	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0300	011010	15:0								VOFF<15:1>								_	0000
0560	OFF011	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0300	011011	15:0								VOFF<15:1>								_	0000
0570	OFF012	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0370	011012	15:0								VOFF<15:1>								_	0000
0574	OFF013	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0374	011013	15:0								VOFF<15:1>								_	0000
0578	OFF014	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0370	011014	15:0								VOFF<15:1>								_	0000
057C	OFF015	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
3370	011010	15:0								VOFF<15:1>								_	0000
0580	OFF016	31:16	_	-	_	_	_	_	-	_			_	_	_	_	VOFF<	17:16>	0000
0360	טו דטוט	15:0								VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

  This bit or register is not available on 64-pin devices.

  - This bit or register is not available on devices without a CAN module.
  - 4:
  - This bit or register is not available on 100-pin devices.

    Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
  - This bit or register is not available on devices without a Crypto module. This bit or register is not available on 124-pin devices. 7:

<b>TABLE 7-3:</b>	INTERRUPT	REGISTER	MAP	(CONTINUED)

ress t)	<b>L</b> _	Bits										s,							
Virtual Address (BF81_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0010	OFF183	31:16	_	_	_	_	-	_	ı	_	_	_	_		_		VOFF<	17:16>	0000
0610	OFF 103	15:0								VOFF<15:1>								_	0000
0830	OFF184	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0020	011104	15:0								VOFF<15:1>								_	0000
0824	OFF185 <sup>(2)</sup>	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0024	011100	15:0								VOFF<15:1>								_	0000
0828	OFF186 <sup>(2)</sup>	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0020	OI 1 100·	15:0								VOFF<15:1>								_	0000
0820	OFF187 <sup>(2)</sup>	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0020	011107	15:0								VOFF<15:1>								_	0000
0830	OFF188	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0030	011100	15:0								VOFF<15:1>								_	0000
0834	OFF189	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0004	011103	15:0								VOFF<15:1>								_	0000
0838	OFF190	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0030	011130	15:0								VOFF<15:1>								_	0000
0840	OFF192	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0040	011132	15:0								VOFF<15:1>								_	0000
0844	OFF193	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0044	011133	15:0								VOFF<15:1>								_	0000
0848	OFF194	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0040	011134	15:0								VOFF<15:1>								_	0000
0850	OFF196	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0030	011130	15:0								VOFF<15:1>								_	0000
0858	OFF198	31:16	_		_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0000	011130	15:0								VOFF<15:1>									0000
0850	OFF199	31:16	_		_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
3030	017 100	15:0								VOFF<15:1>								_	0000
0860	OFF200	31:16	_		_	_	_	_	-	_			_	-	_	_	VOFF<	17:16>	0000
0000	O1 F200	15:0				· · · · ·				VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV
  - Registers" for more information.

    This bit or register is not available on 64-pin devices.
  - This bit or register is not available on devices without a CAN module.
  - 4:
  - This bit or register is not available on 100-pin devices.

    Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
  - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
  - This bit or register is not available on devices without a Crypto module. This bit or register is not available on 124-pin devices. 7:

REGISTER 11-2: USBCSR1: USB CONTROL STATUS REGISTER 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_		_	_	_			_
22,46	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0
23:16	EP7TXIE	EP6TXIE	EP5TXIE	EP4TXIE	EP3TXIE	EP2TXIE	EP1TXIE	EP0IE
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_		_	_
7:0	R-0, HS	R-0, HS	U-0					
7.0	EP7RXIF	EP6RXIF	EP5RXIF	EP4RXIF	EP3RXIF	EP2RXIF	EP1RXIF	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23-17 EP7TXIE:EP1TXIE: Endpoint 'n' Transmit Interrupt Enable bits

1 = Endpoint Transmit interrupt events are enabled

0 = Endpoint Transmit interrupt events are not enabled

bit 16 **EP0IE**: Endpoint 0 Interrupt Enable bit

1 = Endpoint 0 interrupt events are enabled

0 = Endpoint 0 interrupt events are not enabled

bit 15-8 Unimplemented: Read as '0'

bit 7-1 **EP7RXIF: Endpoint 'n' RX Interrupt bit** 

1 = Endpoint has a receive event to be serviced

0 = No interrupt event

bit 0 **Unimplemented:** Read as '0'

# REGISTER 11-10: USBIENCSR2: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 2 (ENDPOINT 1-7)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31.24				TXINT	ERV<7:0>			
23:16	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23.16	SPEE	D<1:0>	PROTOCO	OL<1:0>		TEP<	3:0>	
15:8	U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0
13.6	_	_			RXCNT	<13:8>		
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
7:0			_	RXC	NT<7:0>			

Legend:HC = Hardware ClearedHS = Hardware SetR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

## bit 31-24 **TXINTERV<7:0>:** Endpoint TX Polling Interval/NAK Limit bits (*Host mode*)

For Interrupt and Isochronous transfers, this field defines the polling interval for the endpoint. For Bulk endpoints, this field sets the number of frames/microframes after which the endpoint should time out on receiving a stream of NAK responses.

The following table describes the valid values and interpretation for these bits:

Transfer Type	Speed	Valid Values (m)	Interpretation
Interrupt	Low/Full	0x01 to 0xFF	Polling interval is 'm' frames.
	High	0x01 to 0x10	Polling interval is 2 <sup>(m-1)</sup> frames.
Isochronous	Full or High	0x01 to 0x10	Polling interval is 2 <sup>(m-1)</sup> frames/microframes.
Bulk	Full or High	0x02 to 0x10	NAK limit is 2 <sup>(m-1)</sup> frames/microframes. A value of '0' or '1' disables the NAK time-out function.

#### bit 23-22 **SPEED<1:0>:** TX Endpoint Operating Speed Control bits (*Host mode*)

11 = Low-Speed

10 = Full-Speed

01 = Hi-Speed

00 = Reserved

### bit 21-20 PROTOCOL<1:0>: TX Endpoint Protocol Control bits

11 = Interrupt

10 = Bulk

01 = Isochronous

00 = Control

#### bit 19-16 TEP<3:0>: TX Target Endpoint Number bits

This value is the endpoint number contained in the TX endpoint descriptor returned to the USB module during device enumeration.

bit 15-14 Unimplemented: Read as '0'

#### bit 13-0 RXCNT<13:0>: Receive Count bits

The number of received data bytes in the endpoint RX FIFO. The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY is set.

TABLE 12-19: PORTJ REGISTER MAP FOR 124-PIN DEVICES ONLY

ess	Bits																		
Virtual Address (BF86_#)	Register Name <sup>(1)</sup>	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0800	ANSELJ	31:16	_	I	_	_	_	_	_	_	_	_	_	_	1	_	_	_	0000
0000	ANOLLS	15:0		_	_		ANSJ11		ANSJ9	ANSJ8		_	_	_	_	_	_	_	0B00
0810	TRISJ	31:16	_	-	_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
0010	111100	15:0	_	-	_	_	TRISJ11	_	TRISJ9	TRISJ8	_	_	_	TRISJ4	-	TRISJ2	TRISJ1	TRISJ0	0B17
0820	PORTJ	31:16		_	_		_		_	_		_	_	_	_	_	_	_	0000
		15:0			_		RJ11		RJ9	RJ8		_	_	RJ4	_	RJ2	RJ1	RJ0	xxxx
0830	LATJ	31:16			_		<u> </u>												0000
		15:0			_		LATJ11		LATJ9	LATJ8		_	_	LATJ4		LATJ2	LATJ1	LATJ0	XXXX
0840	ODCJ	31:16		_	_		— ODC 144		— —	— —		_	_	ODCJ4	_	ODCJ2	ODCJ1	— —	0000
		15:0 31:16		_	_		ODCJ11		ODCJ9	ODCJ8				ODCJ4		— ODCJ2	— —	ODCJ0	0000
0850	CNPUJ	15:0			_		CNPUJ11		CNPUJ9	CNPUJ8			_	CNPUJ4		CNPUJ2	CNPUJ1	CNPUJ0	0000
		31:16					—		—	—				—			—	—	0000
0860	CNPDJ	15:0			_		CNPDJ11		CNPDJ9	CNPDJ8		_	_	CNPDJ4		CNPDJ2	CNPDJ1	CNPDJ0	0000
		31:16		_	_		_		_	_		_	_	_	_	_	_	_	0000
0870	CNCONJ	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0000	ONENII	31:16	_		_	_	_	_	_	_	_	_	_	_	-	_	_	_	0000
0880	CNENJ	15:0					CNENJ11		CNENJ9	CNENJ8				CNENJ4		CNENJ2	CNENJ1	CNENJ0	0000
		31:16	_	I	_	_	_	_	_		_	-	_	_	1	_	_	_	0000
0890	CNSTATJ	15:0	_	-	-	_	CN STATJ11	_	CN STATJ9	CN STATJ8	_	_	_	CN STATJ4	1	CN STATJ2	CN STATJ1	CN STATJ0	0000
08A0	CNNEJ	31:16	_	1	_	_	_	_	_	_	_	_	_	_	1	_	_	_	0000
UOAU	CININEJ	15:0	_		_	_	CNNEJ11	_	CNNEJ9	CNNEJ8	_	_	_	CNNEJ4	1	CNNEJ2	CNNEJ1	CNNEJ0	0000
08B0	CNFJ	31:16	_	-	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
0000		15:0	_	_	_	_	CNFJ11	_	CNFJ9	CNFJ8	_	_	_	CNFJ4		CNFJ2	CNFJ1	CNFJ0	0000

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8, and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

#### REGISTER 20-25: SQI1XCON3: SQI XIP CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	_	_	_	INIT1SCHECK	INIT1CO	UNT<1:0>	INIT1TY	PE<1:0>
00:40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16				INIT1CMD3<	7:0> <sup>(1)</sup>			
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				INIT1CMD2<	7:0> <sup>(1)</sup>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				INIT1CMD1<	7:0> <sup>(1)</sup>			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28 INIT1SCHECK: Flash Initialization 1 Command Status Check bit

1 = Check the status after executing the INIT1 command

0 = Do not check the status

bit 27-26 INIT1COUNT<1:0>: Flash Initialization 1 Command Count bits

11 = INIT1CMD1, INIT1CMD2, and INIT1CMD3 are sent

10 = INIT1CMD1 and INIT1CMD2 are sent, but INIT1CMD3 is still pending

01 = INIT1CMD1 is sent, but INIT1CMD2 and INIT1CMD3 are still pending

00 = No commands are sent

bit 25-24 INIT1TYPE<1:0>: Flash Initialization 1 Command Type bits

11 = Reserved

10 = INIT1 commands are sent in Quad Lane mode

01 = INIT1 commands are sent in Dual Lane mode

00 = INIT1 commands are sent in Single Lane mode

bit 24-16 INIT1CMD3<7:0>: Flash Initialization Command 3 bits(1)

Third command of the Flash initialization.

INIT1CMD2<7:0>: Flash Initialization Command 2 bits(1) bit 15-8

Second command of the Flash initialization.

INIT1CMD1<7:0>: Flash Initialization Command 1 bits(1) bit 7-0

First command of the Flash initialization.

Note 1: INIT1CMD1 can be WEN and INIT1CMD2 can be SECTOR UNPROTECT.

Note: Some Flash devices require Write Enable and Sector Unprotect commands before read/write operations

and this register is useful in working with those Flash types (XIP mode only)

## 26.1 Crypto Engine Control Registers

## TABLE 26-2: CRYPTO ENGINE REGISTER MAP

S											Bits								1
res (	_	<u>o</u>									DITS								<u></u>
Virtual Address (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	CEVER	31:16				REVISIO	DN<7:0>							VERSIO	DN<7:0>				0000
3000	CEVER	15:0	ID<15:0>													0000			
5004	CECON	31:16	_	_	1	I		_	_	_	_	I	_	_	_	_	_	_	0000
3004	CLCON	15:0	-	_	_		_	_	_	_	SWAPOEN	SWRST	SWAPEN	_	_	BDPCHST	BDPPLEN	DMAEN	0000
5008	CEBDADDR	31:16 15:0		BDPADDR<31:0>									0000						
500C	CEBDPADDR	31:16 15:0		BASEADDR<31:0>								0000							
5040	050747	31:16	ERRMODE<2:0> ERROP<2:0>					)>	ERRPHA	SE<1:0>	_	_		BDSTA	TE<3:0>		START	ACTIVE	0000
5010	CESTAT	15:0								BDC <sup>-</sup>	ΓRL<15:0>						•		0000
5014	CEINTSRC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	0000
5014	CEINTSRC	15:0	_	_	_		_	_	_	_	_	_	_	_	AREIF	PKTIF	CBDIF	PENDIF	0000
5018	CEINTEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5018	CEINTEN	15:0	_	_	_	_	_	_	_	_	_	_	_	_	AREIE	PKTIE	CBDIE	PENDIE	0000
501C	CEPOLLCON	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
5010	CEPOLLCON	15:0								BDPPL	CON<15:0>								0000
5020	CEHDLEN	31:16	_	_		1	_	_	_	_	_	-	_	_	_	_	_	_	0000
3020	OLIIDLLIN	15:0	_	_	1	1	-	_	_	_				HDRLE	N<7:0>				0000
5024	CETRLLEN	31:16	_	_		1	_	_	_	_	_	-	_	_	_	_	_	_	0000
3024	OLINELLIN	15:0	_		1	1	-	_	_					TRLRL	N<7:0>				0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### REGISTER 26-2: CECON: CRYPTO ENGINE CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	-	_	_	_	_	_
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	
7:0	R/W-0	R/W-0, HC	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0
	SWAPOEN	SWRST	SWAPEN			BDPCHST	BDPPLEN	DMAEN

**Legend:** HC = Hardware Cleared

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7 SWAPOEN: Swap Output Data Enable bit

1 = Output data is byte swapped when written by dedicated DMA
 0 = Output data is not byte swapped when written by dedicated DMA

bit 6 SWRST: Software Reset bit

1 = Initiate a software reset of the Crypto Engine

0 = Normal operation

bit 5 **SWAPEN:** Input Data Swap Enable bit

1 = Input data is byte swapped when read by dedicated DMA

0 = Input data is not byte swapped when read by dedicated DMA

bit 4-3 Unimplemented: Read as '0'

bit 2 BDPCHST: Buffer Descriptor Processor (BDP) Fetch Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

1 = BDP descriptor fetch is enabled

0 = BDP descriptor fetch is disabled

bit 1 BDPPLEN: Buffer Descriptor Processor Poll Enable bit

This bit should be enabled only after all DMA descriptor programming is completed.

1 = Poll for descriptor until valid bit is set

0 = Do not poll

bit 0 DMAEN: DMA Enable bit

1 = Crypto Engine DMA is enabled

0 = Crypto Engine DMA is disabled

<b>TABLE 28-1:</b>	ADC REGISTER MAP	(CONTINUED)
--------------------	------------------	-------------

ess		•	Bits										v						
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16		DATA<31:16> 0001											0000				
		15:0		DATA<15:0> 0000															
B284	ADCDATA33 <sup>(1)</sup>	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B288	ADCDATA34 <sup>(1)</sup>	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B28C	ADCDATA35 <sup>(2)</sup>	31:16								DATA<3	1:16>								0000
		15:0								DATA<	15:0>								0000
B290	ADCDATA36 <sup>(2)</sup>	31:16		DATA<31:16> 0000															
		15:0								DATA<	15:0>								0000
B294	ADCDATA37 <sup>(2)</sup>	31:16		DATA<31:16> 0000										0000					
		15:0								DATA<									0000
B298	ADCDATA38 <sup>(2)</sup>	31:16								DATA<3	1:16>								0000
		15:0								DATA<									0000
B29C	ADCDATA39 <sup>(2)</sup>	31:16								DATA<3									0000
		15:0								DATA<									0000
B2A0	ADCDATA40 <sup>(2)</sup>	31:16								DATA<3									0000
		15:0								DATA<									0000
B2A4	ADCDATA41 <sup>(2)</sup>	31:16								DATA<3									0000
	(0)	15:0								DATA<									0000
B2A8	ADCDATA42 <sup>(2)</sup>	31:16								DATA<3									0000
		15:0								DATA<									0000
B2AC	ADCDATA43	31:16								DATA<3									0000
		15:0		DATA<15:0> 0000															
B2B0	ADCDATA44	31:16								DATA<3									0000
		15:0								DATA<	15:0>								0000

1: 2: 3: Note

This bit or register is not available on 64-pin devices.
This bit or register is not available on 64-pin and 100-pin devices.

Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

## REGISTER 28-2: ADCCON2: ADC CONTROL REGISTER 2 (CONTINUED)

- bit 14 REFFLTIEN: Band Gap/VREF Voltage Fault Interrupt Enable bit
  - 1 = Interrupt will be generated when the REFFLT bit is set
  - 0 = No interrupt is generated when the REFFLT bit is set
- bit 13 **EOSIEN:** End of Scan Interrupt Enable bit
  - 1 = Interrupt will be generated when EOSRDY bit is set
  - 0 = No interrupt is generated when the EOSRDY bit is set
- bit 12 ADCEIOVR: Early Interrupt Request Override bit
  - 1 = Early interrupt generation is not overridden and interrupt generation is controlled by the ADCEIEN1 and ADCEIEN2 registers
  - 0 = Early interrupt generation is overridden and interrupt generation is controlled by the ADCGIRQEN1 and ADCGIRQEN2 registers
- bit 11 **Unimplemented:** Read as '0'
- bit 10-8 ADCEIS<2:0>: Shared ADC (ADC7) Early Interrupt Select bits

These bits select the number of clocks (TAD7) prior to the arrival of valid data that the associated interrupt is generated.

111 = The data ready interrupt is generated 8 ADC clocks prior to end of conversion

110 = The data ready interrupt is generated 7 ADC clocks prior to end of conversion

•

001 = The data ready interrupt is generated 2 ADC module clocks prior to end of conversion

000 = The data ready interrupt is generated 1 ADC module clock prior to end of conversion

**Note:** All options are available when the selected resolution, set by the SELRES<1:0> bits (ADCCON1<22:21>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from '000' to '101' are valid. For a selected resolution of 6-bit, options from '000' to '011' are valid.

- bit 7 Unimplemented: Read as '0'
- bit 6-0 ADCDIV<6:0>: Shared ADC (ADC7) Clock Divider bits

```
1111111 = 254 * TQ = TAD7

•
•
•
00000011 = 6 * TQ = TAD7
00000010 = 4 * TQ = TAD7
0000001 = 2 * TQ = TAD7
0000000 = Reserved
```

The ADCDIV<6:0> bits divide the ADC control clock (TQ) to generate the clock for the Shared ADC, ADC7 (TAD7).

#### REGISTER 28-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
31:24	_		_	_	_	_	SH4AL	.T<1:0>	
22.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16	SH3A	LT<1:0>	SH2AL	.T<1:0>	SH1AL	.T<1:0>	SH0ALT<1:0>		
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15:8	_	_	_	STRGEN4	STRGEN3	STRGEN2	STRGEN1	STRGEN0	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
7:0	_		_	SSAMPEN4	SSAMPEN3	SSAMPEN2	SSAMPEN1	SSAMPEN0	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25-24 SH4ALT<1:0>: ADC4 Analog Input Select bit

11 = Reserved

10 = Reserved

01 = AN49

00 = AN4

bit 23-22 SH3ALT<1:0>: ADC3 Analog Input Select bit

11 = Reserved

10 = Reserved

01 = AN48

00 = AN3

bit 21-20 SH2ALT<1:0>: ADC2 Analog Input Select bit

11 = Reserved

10 = Reserved

01 = AN47

00 = AN2

bit 19-18 SH1ALT<1:0>: ADC1 Analog Input Select bit

11 = Reserved

10 = Reserved

01 = AN46

00 = AN1

bit 17-16 SH0ALT<1:0>: ADC0 Analog Input Select bit

11 = Reserved

10 = Reserved

01 = AN45

00 = AN0

bit 15-13 Unimplemented: Read as '0'

bit 12 STRGEN4: ADC4 Presynchronized Triggers bit

1 = ADC4 uses presynchronized triggers

0 = ADC4 does not use presynchronized triggers

bit 11 STRGEN3: ADC3 Presynchronized Triggers bit

1 = ADC3 uses presynchronized triggers

0 = ADC3 does not use presynchronized triggers

bit 10 STRGEN2: ADC2 Presynchronized Triggers bit

1 = ADC2 uses presynchronized triggers

0 = ADC2 does not use presynchronized triggers

REGISTER 28-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
31:24	_	_	_	_	_	_	DIFF44	SIGN44
00.40	R/W-0							
23:16	DIFF43	SIGN43	DIFF42 <sup>(2)</sup>	SIGN42 <sup>(2)</sup>	DIFF41 <sup>(2)</sup>	SIGN41 <sup>(2)</sup>	DIFF40 <sup>(2)</sup>	SIGN40 <sup>(2)</sup>
45.0	R/W-0							
15:8	DIFF39 <sup>(2)</sup>	SIGN39 <sup>(2)</sup>	DIFF38 <sup>(2)</sup>	SIGN38 <sup>(2)</sup>	DIFF37 <sup>(2)</sup>	SIGN37 <sup>(2)</sup>	DIFF36 <sup>(2)</sup>	SIGN36 <sup>(2)</sup>
7.0	R/W-0							
7:0	DIFF35 <sup>(2)</sup>	SIGN35 <sup>(2)</sup>	DIFF34 <sup>(1)</sup>	SIGN34 <sup>(1)</sup>	DIFF33 <sup>(1)</sup>	SIGN33 <sup>(1)</sup>	DIFF32 <sup>(1)</sup>	SIGN32 <sup>(1)</sup>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25 DIFF44: AN44 Mode bit

1 = AN44 is using Differential mode0 = AN44 is using Single-ended mode

bit 24 SIGN44: AN44 Signed Data Mode bit

1 = AN44 is using Signed Data mode

0 = AN44 is using Unsigned Data mode

bit 23 DIFF43: AN43 Mode bit

1 = AN43 is using Differential mode

0 = AN43 is using Single-ended mode

bit 22 SIGN43: AN43 Signed Data Mode bit

1 = AN43 is using Signed Data mode

0 = AN43 is using Unsigned Data mode

bit 21 **DIFF42:** AN42 Mode bit<sup>(2)</sup>

1 = AN42 is using Differential mode

0 = AN42 is using Single-ended mode

bit 20 SIGN42: AN42 Signed Data Mode bit<sup>(2)</sup>

1 = AN42 is using Signed Data mode

0 = AN42 is using Unsigned Data mode

bit 19 **DIFF41:** AN41 Mode bit<sup>(2)</sup>

1 = AN41 is using Differential mode

0 = AN41 is using Single-ended mode

bit 18 SIGN41: AN41 Signed Data Mode bit<sup>(2)</sup>

1 = AN41 is using Signed Data mode0 = AN41 is using Unsigned Data mode

bit 17 **DIFF40:** AN40 Mode bit<sup>(2)</sup>

1 = AN40 is using Differential mode

0 = AN40 is using Single-ended mode

Note 1: This bit is not available on 64-pin devices.

2: This bit is not available on 64-pin and 100-pin devices.

## REGISTER 29-3: CIINT: CAN INTERRUPT REGISTER (CONTINUED)

- bit 14 WAKIF: CAN Bus Activity Wake-up Interrupt Flag bit
  - 1 = A bus wake-up activity interrupt has occurred
  - 0 = A bus wake-up activity interrupt has not occurred
- bit 13 CERRIF: CAN Bus Error Interrupt Flag bit
  - 1 = A CAN bus error has occurred
  - 0 = A CAN bus error has not occurred
- bit 12 SERRIF: System Error Interrupt Flag bit
  - 1 = A system error occurred (typically an illegal address was presented to the System Bus)
  - 0 = A system error has not occurred
- bit 11 RBOVIF: Receive Buffer Overflow Interrupt Flag bit
  - 1 = A receive buffer overflow has occurred
  - 0 = A receive buffer overflow has not occurred
- bit 10-4 Unimplemented: Read as '0'
- bit 3 MODIF: CAN Mode Change Interrupt Flag bit
  - 1 = A CAN module mode change has occurred (OPMOD<2:0> has changed to reflect REQOP)
  - 0 = A CAN module mode change has not occurred
- bit 2 **CTMRIF:** CAN Timer Overflow Interrupt Flag bit
  - 1 = A CAN timer (CANTMR) overflow has occurred
  - 0 = A CAN timer (CANTMR) overflow has not occurred
- bit 1 RBIF: Receive Buffer Interrupt Flag bit
  - 1 = A receive buffer interrupt is pending
  - 0 = A receive buffer interrupt is not pending
- bit 0 TBIF: Transmit Buffer Interrupt Flag bit
  - 1 = A transmit buffer interrupt is pending
  - 0 = A transmit buffer interrupt is not pending
- **Note 1:** This bit can only be cleared by turning the CAN module off and on by clearing or setting the ON bit (CiCON<15>).

### REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1 (CONTINUED)

bit 7 AUTOFC: Automatic Flow Control bit

1 = Automatic Flow Control enabled

0 = Automatic Flow Control disabled

Setting this bit will enable automatic Flow Control. If set, the full and empty watermarks are used to automatically enable and disable the Flow Control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, Flow Control is automatically enabled. When the BUFCNT falls to the empty watermark, Flow Control is automatically disabled.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 6-5 **Unimplemented:** Read as '0'

bit 4 MANFC: Manual Flow Control bit

1 = Manual Flow Control is enabled

0 = Manual Flow Control is disabled

Setting this bit will enable manual Flow Control. If set, the Flow Control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 \* PTV<15:0>/2 TX clock cycles until the bit is cleared.

**Note:** For 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at

25 MHz.

When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable Flow Control.

This bit is only used for Flow Control operations and affects both TX and RX operations.

bit 3-1 Unimplemented: Read as '0'

bit 0 BUFCDEC: Descriptor Buffer Count Decrement bit

The BUFCDEC bit is a write-1 bit that reads as '0'. When written with a '1', the Descriptor Buffer Counter, BUFCNT, will decrement by one. If BUFCNT is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing a '0' will have no effect.

This bit is only used for RX operations.

**Note 1:** It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

## REGISTER 30-18: ETHSCOLFRM: ETHERNET CONTROLLER SINGLE COLLISION FRAMES STATISTICS REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31.24	_	_	1	-	_	1	-	_				
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
23.10	_	_		_	_		_	_				
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
15.6	SCOLFRMCNT<15:8>											
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
7:0				SCOLFRM	CNT<7:0>							

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 SCOLFRMCNT<15:0>: Single Collision Frame Count bits

Increment count for frames that were successfully transmitted on the second try.

**Note 1:** This register is only used for TX operations.

- 2: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
- **3:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

# REGISTER 34-9: CFGEBIC: EXTERNAL BUS INTERFACE CONTROL PIN CONFIGURATION REGISTER (CONTINUED)

- bit 12 **EBIOEEN:** EBIOE Pin Enable bit
  - $1 = \overline{\mathsf{EBIOE}}$  pin is enabled for use by the EBI module
  - $0 = \overline{\mathsf{EBIOE}}$  pin is available for general use
- bit 11-10 Unimplemented: Read as '0'
- bit 9 EBIBSEN1: EBIBS1 Pin Enable bit
  - $1 = \overline{\mathsf{EBIBS1}}$  pin is enabled for use by the EBI module
  - 0 = EBIBS1 pin is available for general use
- bit 8 EBIBSEN1: EBIBSO Pin Enable bit
  - $1 = \overline{\text{EBIBS0}}$  pin is enabled for use by the EBI module
  - 0 = EBIBS0 pin is available for general use
- bit 7 EBICSEN3: EBICS3 Pin Enable bit
  - $1 = \overline{EBICS3}$  pin is enabled for use by the EBI module
  - $0 = \overline{\mathsf{EBICS3}}$  pin is available for general use
- bit 6 EBICSEN2: EBICS2 Pin Enable bit
  - $1 = \overline{\mathsf{EBICS2}}$  pin is enabled for use by the EBI module
  - 0 = EBICS2 pin is available for general use
- bit 5 EBICSEN1: EBICS1 Pin Enable bit
  - $1 = \overline{\mathsf{EBICS1}}$  pin is enabled for use by the EBI module
  - $0 = \overline{\mathsf{EBICS1}}$  pin is available for general use
- bit 4 EBICSEN0: EBICSO Pin Enable bit
  - $1 = \overline{\mathsf{EBICS0}}$  pin is enabled for use by the EBI module
  - $0 = \overline{EBICS0}$  pin is available for general use
- bit 3-2 Unimplemented: Read as '0'
- bit 1 EBIDEN1: EBI Data Upper Byte Pin Enable bit
  - 1 = EBID<15:8> pins are enabled for use by the EBI module
  - 0 = EBID<15:8> pins have reverted to general use
- bit 0 EBIDEN0: EBI Data Lower Byte Pin Enable bit
  - 1 = EBID<7:0> pins are enabled for use by the EBI module
  - 0 = EBID<7:0> pins have reverted to general use

**Note:** When EBIMD = 1, the bits in this register are ignored and the pins are available for general use.

### TABLE 39-3: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

DC CHARACTI	ERISTICS		Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated)  Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial					
Parameter No. Typical <sup>(2)</sup> Maximum <sup>(4)</sup>			Units Conditions					
Idle Current (IIDLE): Core Off, Clock on Base Current (Note 1)								
MDC35	41	60	mA	252 MHz				

- Note 1: The test conditions for IIDLE current measurements are as follows:
  - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)</li>
  - OSC2/CLKO is configured as an I/O input pin
  - USB PLL is disabled (USBPMD = 1), VUSB3V3 is connected to Vss, PBCLKx divisor = 1:128 ('x' ≠ 7)
  - CPU is in Idle mode (CPU core Halted)
  - L1 Cache and Prefetch modules are disabled
  - No peripheral modules are operating, (ON bit = 0), but the associated PMD bit is cleared (except USBPMD)
  - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
  - All I/O pins are configured as inputs and pulled to Vss
  - MCLR = VDD
  - · RTCC and JTAG are disabled
  - 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
  - 3: This parameter is characterized, but not tested in manufacturing.
  - **4:** Data in the "Maximum" column is at 3.3V, +85°C at specified operating frequency, unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES (CONTINUED)

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Fail-Safe Clock	Monitor (FSCM)
On PIC32MX devices, the internal FRC became the clock source on a failure of the clock source.	On PIC32MZ EF devices, a separate internal Backup FRC (BFRC) becomes the clock source upon a failure at the clock source.
On PIC32MX devices, a clock failure resulted in the triggering of a specific interrupt when the switchover was complete.	On PIC32MZ EF devices, a NMI is triggered instead, and must be handled by the NMI routine.
FSCM generates an interrupt.	FSCM generates a NMI.
	The definitions of the FCKSM<1:0> bits has changed on PIC32MZ EF devices.
FCKSM<1:0> (DEVCFG1<15:14>)  1x = Clock switching is disabled, FSCM is disabled  01 = Clock switching is enabled, FSCM is disabled  00 = Clock switching is enabled, FSCM is enabled	FCKSM<1:0> (DEVCFG1<15:14>)  11 = Clock switching is enabled and clock monitoring is enabled  10 = Clock switching is disabled and clock monitoring is enabled  01 = Clock switching is enabled and clock monitoring is disabled  00 = Clock switching is disabled and clock monitoring is disabled
On PIC32MX devices, the CF (OSCCON<3>) bit indicates a clock failure. Writing to this bit initiates a FSCM event.	On PIC32MZ EF devices, the CF (OSCCON<3>) bit has the same functionality as that of PIC32MX device; however, an additional CF(RNMICON<1>) bit is available to indicate a NMI event. Writing to this bit causes a NMI event, but not a FSCM event.
On PIC32MX devices, the CLKLOCK (OSCCON<7>) bit is controlled by the FSCM.	On PIC32MZ EF devices, the CLKLOCK (OSCCON<7>) bit is not impacted by the FSCM.
CLKLOCK (OSCCON<7>)	CLKLOCK (OSCCON<7>)
If clock switching and monitoring is disabled (FCKSM<1:0> = 1x):  1 = Clock and PLL selections are locked  0 = Clock and PLL selections are not locked and may be modified	1 = Clock and PLL selections are locked 0 = Clock and PLL selections are not locked and may be modified
If clock switching and monitoring is enabled (FCKSM<1:0> = $0x$ ): Clock and PLL selections are never locked and may be modified.	

Table A-2 illustrates the difference in code setup of the respective parts for maximum speed using an external 24 MHz crystal.

TABLE A-2: CODE DIFFERENCES FOR MAXIMUM SPEED USING AN EXTERNAL 24 MHz CRYSTAL

PIC32MX5XX/6XX/7XX @ 80 Hz	PIC32MZ EF @ 200 MHz
#include <xc.h></xc.h>	<pre>#include <xc.h></xc.h></pre>
#pragma config POSCMOD = HS	#pragma config POSCMOD = HS
#pragma config FNOSC = PRIPLL	<pre>#pragma config FNOSC = SPLL</pre>
	<pre>#pragma config FPLLICLK = PLL_POSC</pre>
<pre>#pragma config FPLLIDIV = DIV_6</pre>	<pre>#pragma config FPLLIDIV = DIV_3</pre>
	<pre>#pragma config FPLLRNG = RANGE_5_10_MHZ</pre>
<pre>#pragma config FPLLMUL = MUL_20</pre>	<pre>#pragma config FPLLMULT = MUL_50</pre>
<pre>#pragma config FPLLODIV = DIV_1</pre>	<pre>#pragma config FPLLODIV = DIV_2</pre>
#define SYSFREQ (8000000L)	#define SYSFREQ (20000000L)