



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | MIPS32® M-Class   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 200MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 97  |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V   |
| Data Converters            | A/D 48x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 124-VFTLA Dual Rows, Exposed Pad  |
| Supplier Device Package    | 124-VTLA (9x9)  |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh124t-i-tl">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh124t-i-tl</a> |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS (CONTINUED)**

| Pin Name     | Pin Number      |              |              |                   | Pin Type | Buffer Type | Description                       |                                   |
|--------------|-----------------|--------------|--------------|-------------------|----------|-------------|-----------------------------------|-----------------------------------|
|              | 64-pin QFN/TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/LQFP |          |             |                                   |                                   |
| <b>PORTG</b> |                 |              |              |                   |          |             |                                   |                                   |
| RG0          | —               | 88           | B50          | 128               | I/O      | ST          | PORTG is a bidirectional I/O port |                                   |
| RG1          | —               | 87           | A60          | 127               | I/O      | ST          |                                   |                                   |
| RG6          | 4               | 10           | B6           | 14                | I/O      | ST          |                                   |                                   |
| RG7          | 5               | 11           | A8           | 15                | I/O      | ST          |                                   |                                   |
| RG8          | 6               | 12           | B7           | 16                | I/O      | ST          |                                   |                                   |
| RG9          | 10              | 16           | B9           | 21                | I/O      | ST          |                                   |                                   |
| RG12         | —               | 96           | A65          | 140               | I/O      | ST          |                                   |                                   |
| RG13         | —               | 97           | B55          | 141               | I/O      | ST          |                                   |                                   |
| RG14         | —               | 95           | B54          | 139               | I/O      | ST          |                                   |                                   |
| RG15         | —               | 1            | A2           | 1                 | I/O      | ST          |                                   |                                   |
| <b>PORTH</b> |                 |              |              |                   |          |             |                                   |                                   |
| RH0          | —               | —            | B17          | 43                | I/O      | ST          |                                   | PORTH is a bidirectional I/O port |
| RH1          | —               | —            | A22          | 44                | I/O      | ST          |                                   |                                   |
| RH2          | —               | —            | —            | 45                | I/O      | ST          |                                   |                                   |
| RH3          | —               | —            | —            | 46                | I/O      | ST          |                                   |                                   |
| RH4          | —               | —            | A30          | 65                | I/O      | ST          |                                   |                                   |
| RH5          | —               | —            | B26          | 66                | I/O      | ST          |                                   |                                   |
| RH6          | —               | —            | A31          | 67                | I/O      | ST          |                                   |                                   |
| RH7          | —               | —            | —            | 68                | I/O      | ST          |                                   |                                   |
| RH8          | —               | —            | B32          | 81                | I/O      | ST          |                                   |                                   |
| RH9          | —               | —            | A40          | 82                | I/O      | ST          |                                   |                                   |
| RH10         | —               | —            | B33          | 83                | I/O      | ST          |                                   |                                   |
| RH11         | —               | —            | —            | 84                | I/O      | ST          |                                   |                                   |
| RH12         | —               | —            | A47          | 100               | I/O      | ST          |                                   |                                   |
| RH13         | —               | —            | B40          | 101               | I/O      | ST          |                                   |                                   |
| RH14         | —               | —            | —            | 102               | I/O      | ST          |                                   |                                   |
| RH15         | —               | —            | —            | 103               | I/O      | ST          |                                   |                                   |
| <b>PORTJ</b> |                 |              |              |                   |          |             |                                   |                                   |
| RJ0          | —               | —            | B44          | 114               | I/O      | ST          | PORTJ is a bidirectional I/O port |                                   |
| RJ1          | —               | —            | A55          | 115               | I/O      | ST          |                                   |                                   |
| RJ2          | —               | —            | B45          | 116               | I/O      | ST          |                                   |                                   |
| RJ3          | —               | —            | —            | 117               | I/O      | ST          |                                   |                                   |
| RJ4          | —               | —            | A62          | 131               | I/O      | ST          |                                   |                                   |
| RJ5          | —               | —            | —            | 132               | I/O      | ST          |                                   |                                   |
| RJ6          | —               | —            | —            | 133               | I/O      | ST          |                                   |                                   |
| RJ7          | —               | —            | —            | 134               | I/O      | ST          |                                   |                                   |
| RJ8          | —               | —            | A5           | 7                 | I/O      | ST          |                                   |                                   |
| RJ9          | —               | —            | B4           | 8                 | I/O      | ST          |                                   |                                   |
| RJ10         | —               | —            | —            | 10                | I/O      | ST          |                                   |                                   |
| RJ11         | —               | —            | B12          | 27                | I/O      | ST          |                                   |                                   |
| RJ12         | —               | —            | —            | 9                 | I/O      | ST          |                                   |                                   |
| RJ13         | —               | —            | —            | 28                | I/O      | ST          |                                   |                                   |
| RJ14         | —               | —            | —            | 29                | I/O      | ST          |                                   |                                   |
| RJ15         | —               | —            | —            | 30                | I/O      | ST          |                                   |                                   |

**Legend:** CMOS = CMOS-compatible input or output      Analog = Analog input      P = Power  
 ST = Schmitt Trigger input with CMOS levels      O = Output      I = Input  
 TTL = Transistor-transistor Logic input buffer      PPS = Peripheral Pin Select

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 1-20: SQ11 PINOUT I/O DESCRIPTIONS**

| Pin Name | Pin Number      |              |              |                   | Pin Type | Buffer Type | Description                         |
|----------|-----------------|--------------|--------------|-------------------|----------|-------------|-------------------------------------|
|          | 64-pin QFN/TQFP | 100-pin TQFP | 124-pin VTLA | 144-pin TQFP/LQFP |          |             |                                     |
| SQICLK   | 57              | 89           | A61          | 129               | O        | —           | Serial Quad Interface Clock         |
| SQICS0   | 52              | 81           | A56          | 118               | O        | —           | Serial Quad Interface Chip Select 0 |
| SQICS1   | 53              | 82           | B46          | 119               | O        | —           | Serial Quad Interface Chip Select 1 |
| SQID0    | 58              | 97           | B55          | 141               | I/O      | ST          | Serial Quad Interface Data 0        |
| SQID1    | 61              | 96           | A65          | 140               | I/O      | ST          | Serial Quad Interface Data 1        |
| SQID2    | 62              | 95           | B54          | 139               | I/O      | ST          | Serial Quad Interface Data 2        |
| SQID3    | 63              | 90           | B51          | 130               | I/O      | ST          | Serial Quad Interface Data 3        |

**Legend:** CMOS = CMOS-compatible input or output      Analog = Analog input      P = Power  
 ST = Schmitt Trigger input with CMOS levels      O = Output      I = Input  
 TTL = Transistor-transistor Logic input buffer      PPS = Peripheral Pin Select

**TABLE 1-21: POWER, GROUND, AND VOLTAGE REFERENCE PINOUT I/O DESCRIPTIONS**

| Pin Name                 | Pin Number            |                                |  |                                       | Pin Type | Buffer Type | Description   |
|--------------------------|-----------------------|--------------------------------|--|---------------------------------------|----------|-------------|---|
|                          | 64-pin QFN/TQFP       | 100-pin TQFP                   | 124-pin VTLA                               | 144-pin TQFP/LQFP                     |          |             |   |
| <b>Power and Ground</b>  |                       |                                |  |                                       |          |             |   |
| AVDD                     | 19                    | 30                             | B16  | 41                                    | P        | P           | Positive supply for analog modules. This pin must be connected at all times.                |
| AVSS                     | 20                    | 31                             | A21  | 42                                    | P        | P           | Ground reference for analog modules. This pin must be connected at all times                |
| VDD                      | 8, 26, 39, 54, 60     | 14, 37, 46, 62, 74, 83, 93     | B8, A15, A25, B25, B35, A50, A58, B53      | 18, 33, 55, 64, 88, 107, 122, 137     | P        | —           | Positive supply for peripheral logic and I/O pins. This pin must be connected at all times. |
| VSS                      | 7, 25, 35, 40, 55, 59 | 13, 36, 45, 53, 63, 75, 84, 92 | A9, B13, B20, B29, A29, A43, A51, B48, A63 | 17, 32, 54, 63, 75, 89, 108, 123, 136 | P        | —           | Ground reference for logic, I/O pins, and USB. This pin must be connected at all times.     |
| <b>Voltage Reference</b> |                       |                                |  |                                       |          |             |   |
| VREF+                    | 16                    | 29                             | A20  | 40                                    | I        | Analog      | Analog Voltage Reference (High) Input   |
| VREF-                    | 15                    | 28                             | B15  | 39                                    | I        | Analog      | Analog Voltage Reference (Low) Input  |

**Legend:** CMOS = CMOS-compatible input or output      Analog = Analog input      P = Power  
 ST = Schmitt Trigger input with CMOS levels      O = Output      I = Input  
 TTL = Transistor-transistor Logic input buffer      PPS = Peripheral Pin Select

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## 2.9 Designing for High-Speed Peripherals

The PIC32MZ EF family devices have peripherals that operate at frequencies much higher than typical for an embedded environment. Table 2-1 lists the peripherals that produce high-speed signals on their external pins:

**TABLE 2-1: PERIPHERALS THAT PRODUCE HS SIGNALS ON EXTERNAL PINS**

| Peripheral | High-Speed Signal Pins | Maximum Speed on Signal Pin |
|------------|------------------------|-----------------------------|
| EBI        | EBIAx, EBIDx           | 50 MHz                      |
| SQI1       | SQICLK, SQICSx, SQIDx  | 50 MHz                      |
| HS USB     | D+, D-                 | 480 MHz                     |

Due to these high-speed signals, it is important to consider several factors when designing a product that uses these peripherals, as well as the PCB on which these components will be placed. Adhering to these recommendations will help achieve the following goals:

- Minimize the effects of electromagnetic interference to the proper operation of the product
- Ensure signals arrive at their intended destination at the same time
- Minimize crosstalk
- Maintain signal integrity
- Reduce system noise
- Minimize ground bounce and power sag


### 2.9.1 SYSTEM DESIGN

#### 2.9.1.1 Impedance Matching

When selecting parts to place on high-speed buses, particularly the SQI bus, if the impedance of the peripheral device does not match the impedance of the pins on the PIC32MZ EF device to which it is connected, signal reflections could result, thereby degrading the quality of the signal.

If it is not possible to select a product that matches impedance, place a series resistor at the load to create the matching impedance. See Figure 2-4 for an example.

**FIGURE 2-4: SERIES RESISTOR**



#### 2.9.1.2 PCB Layout Recommendations

The following list contains recommendations that will help ensure the PCB layout will promote the goals previously listed.

- **Component Placement**
  - Place bypass capacitors as close to their component power and ground pins as possible, and place them on the same side of the PCB
  - Devices on the same bus that have larger setup times should be placed closer to the PIC32MZ EF device
- **Power and Ground**
  - Multi-layer PCBs will allow separate power and ground planes
  - Each ground pin should be connected to the ground plane individually
  - Place bypass capacitor vias as close to the pad as possible (preferably inside the pad)
  - If power and ground planes are not used, maximize width for power and ground traces
  - Use low-ESR, surface-mount bypass capacitors
- **Clocks and Oscillators**
  - Place crystals as close as possible to the PIC32MZ EF device OSC/SOSC pins
  - Do not route high-speed signals near the clock or oscillator
  - Avoid via usage and branches in clock lines (SQICLK)
  - Place termination resistors at the end of clock lines
- **Traces**
  - Higher-priority signals should have the shortest traces
  - Match trace lengths for parallel buses (EBIAx, EBIDx, SQIDx)
  - Avoid long run lengths on parallel traces to reduce coupling
  - Make the clock traces as straight as possible
  - Use rounded turns rather than right-angle turns
  - Have traces on different layers intersect on right angles to minimize crosstalk
  - Maximize the distance between traces, preferably no less than three times the trace width
  - Power traces should be as short and as wide as possible
  - High-speed traces should be placed close to the ground plane

**TABLE 4-2: BOOT FLASH 1 SEQUENCE AND CONFIGURATION WORDS SUMMARY**

| Virtual Address<br>(BFC4_#) | Register<br>Name | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |      |      |      | All Reset   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
|-----------------------------|------------------|-----------|---|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|---|------|------|--|--|--|--|--|--|--|--|--|--|--|--|------|
|                             |                  |           | 31/15   | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3 | 18/2 | 17/1 |   | 16/0 |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF40                        | ABF1DEVCFG3      | 31:0      | <p style="text-align: center;">Note: See Table 34-2 for the bit descriptions.</p> |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF44                        | ABF1DEVCFG2      | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF48                        | ABF1DEVCFG1      | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF4C                        | ABF1DEVCFG0      | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF50                        | ABF1DEVCP3       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF54                        | ABF1DEVCP2       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF58                        | ABF1DEVCP1       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF5C                        | ABF1DEVCP0       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF60                        | ABF1DEVSIGN3     | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF64                        | ABF1DEVSIGN2     | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF68                        | ABF1DEVSIGN1     | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FF6C                        | ABF1DEVSIGN0     | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | xxxx  |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFC0                        | BF1DEVCFG3       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      | <p style="text-align: center;">Note: See Table 34-1 for the bit descriptions.</p> |      |      |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| FFC4                        | BF1DEVCFG2       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| FFC8                        | BF1DEVCFG1       | 31:0      |   |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| FFCC                        | BF1DEVCFG0       | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFD0                        | BF1DEVCP3        | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFD4                        | BF1DEVCP2        | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFD8                        | BF1DEVCP1        | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFDC                        | BF1DEVCP0        | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFE0                        | BF1DEVSIGN3      | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFE4                        | BF1DEVSIGN2      | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFE8                        | BF1DEVSIGN1      | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFEC                        | BF1DEVSIGN0      | 31:0      | xxxx  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFF0                        | BF1SEQ3          | 31:16     | CSEQ<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
|                             |                  | 15:0      | TSEQ<15:0>  |       |       |       |       |       |      |      |      |      |      |      |      |      |      |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| FFF4                        | BF1SEQ2          | 31:16     | —   | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    |   |      |      |  |  |  |  |  |  |  |  |  |  |  |  | —    |
|                             |                  | 15:0      | —   | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —   | —    | xxxx |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFF8                        | BF1SEQ1          | 31:16     | —   | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —   | xxxx |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
|                             |                  | 15:0      | —   | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —   | —    | xxxx |  |  |  |  |  |  |  |  |  |  |  |  |      |
| FFFC                        | BF1SEQ0          | 31:16     | —   | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —   | xxxx |      |  |  |  |  |  |  |  |  |  |  |  |  |      |
|                             |                  | 15:0      | —   | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —    | —    | —    | —   | —    | xxxx |  |  |  |  |  |  |  |  |  |  |  |  |      |

**Legend:** x = unknown value on Reset; — = Reserved, read as '1'. Reset values are shown in hexadecimal.

**TABLE 4-7: SYSTEM BUS REGISTER MAP**

| Virtual Address (BF8F_#) | Register Name | Bit Range | Bits  |       |        |        |        |        |       |       |       |       |       |       |       |       | All Resets |       |
|--------------------------|---------------|-----------|-------|-------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|------------|-------|
|                          |               |           | 31/15 | 30/14 | 29/13  | 28/12  | 27/11  | 26/10  | 25/9  | 24/8  | 23/7  | 22/6  | 21/5  | 20/4  | 19/3  | 18/2  |            | 17/1  |
| 0510                     | SBFLAG        | 31:16     | —     | —     | —      | —      | —      | —      | —     | —     | —     | —     | —     | —     | —     | —     | —          | 0000  |
|                          |               | 15:0      | —     | —     | T13PGV | T12PGV | T11PGV | T10PGV | T9PGV | T8PGV | T7PGV | T6PGV | T5PGV | T4PGV | T3PGV | T2PGV | T1PGV      | T0PGV |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**TABLE 4-8: SYSTEM BUS TARGET 0 REGISTER MAP**

| Virtual Address (BF8F_#) | Register Name | Bit Range | Bits        |       |       |       |             |       |           |      |      |          |      |      |        |            | All Resets |        |      |
|--------------------------|---------------|-----------|-------------|-------|-------|-------|-------------|-------|-----------|------|------|----------|------|------|--------|------------|------------|--------|------|
|                          |               |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11       | 26/10 | 25/9      | 24/8 | 23/7 | 22/6     | 21/5 | 20/4 | 19/3   | 18/2       |            | 17/1   | 16/0 |
| 8020                     | SBT0ELOG1     | 31:16     | MULTI       | —     | —     | —     | CODE<3:0>   |       |           |      | —    | —        | —    | —    | —      | —          | —          | —      | 0000 |
|                          |               | 15:0      | INITID<7:0> |       |       |       | REGION<3:0> |       |           |      | —    | CMD<2:0> |      |      |        | 0000       |            |        |      |
| 8024                     | SBT0ELOG2     | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | 0000   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | GROUP<1:0> |            | 0000   |      |
| 8028                     | SBT0ECON      | 31:16     | —           | —     | —     | —     | —           | —     | —         | ERRP | —    | —        | —    | —    | —      | —          | —          | 0000   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | 0000   |      |
| 8030                     | SBT0ECLRS     | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | 0000   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | CLEAR      | 0000   |      |
| 8038                     | SBT0ECLRM     | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | 0000   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | CLEAR      | 0000   |      |
| 8040                     | SBT0REG0      | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |        |            | xxxx       |        |      |
|                          |               | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —      | —          | xxxx       |        |      |
| 8050                     | SBT0RD0       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | xxxx   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1     | GROUP0 | xxxx |
| 8058                     | SBT0WR0       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | xxxx   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1     | GROUP0 | xxxx |
| 8060                     | SBT0REG1      | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |        |            | xxxx       |        |      |
|                          |               | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —      | —          | xxxx       |        |      |
| 8070                     | SBT0RD1       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | xxxx   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1     | GROUP0 | xxxx |
| 8078                     | SBT0WR1       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —          | xxxx   |      |
|                          |               | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1     | GROUP0 | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 4-13: SYSTEM BUS TARGET 5 REGISTER MAP

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |             |       |           |      |      |          |      |      |            |        | All<br>Resets |        |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-------------|-------|-----------|------|------|----------|------|------|------------|--------|---------------|--------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11       | 26/10 | 25/9      | 24/8 | 23/7 | 22/6     | 21/5 | 20/4 | 19/3       | 18/2   |               | 17/1   | 16/0 |
| 9420                        | SBT5ELOG1        | 31:16     | MULTI       | —     | —     | —     | CODE<3:0>   |       |           |      | —    | —        | —    | —    | —          | —      | —             | —      | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       | REGION<3:0> |       |           |      | —    | CMD<2:0> |      |      |            | 0000   |               |        |      |
| 9424                        | SBT5ELOG2        | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP<1:0> |        |               | 0000   |      |
| 9428                        | SBT5ECON         | 31:16     | —           | —     | —     | —     | —           | —     | ERRP      | —    | —    | —        | —    | —    | —          | —      | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | 0000   |      |
| 9430                        | SBT5ECLRS        | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | CLEAR         | 0000   |      |
| 9438                        | SBT5ECLRM        | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | CLEAR         | 0000   |      |
| 9440                        | SBT5REG0         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |            |        | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —          | —      | xxxx          |        |      |
| 9450                        | SBT5RD0          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3     | GROUP2 | GROUP1        | GROUP0 | xxxx |
| 9458                        | SBT5WR0          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3     | GROUP2 | GROUP1        | GROUP0 | xxxx |
| 9460                        | SBT5REG1         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |            |        | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —          | —      | xxxx          |        |      |
| 9470                        | SBT5RD1          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3     | GROUP2 | GROUP1        | GROUP0 | xxxx |
| 9478                        | SBT5WR1          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3     | GROUP2 | GROUP1        | GROUP0 | xxxx |
| 9480                        | SBT5REG2         | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |            |        | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —          | —      | xxxx          |        |      |
| 9490                        | SBT5RD2          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3     | GROUP2 | GROUP1        | GROUP0 | xxxx |
| 9498                        | SBT5WR2          | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —          | —      | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3     | GROUP2 | GROUP1        | GROUP0 | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 4-20: SYSTEM BUS TARGET 12 REGISTER MAP

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |             |       |           |      |      |          |      |      |        |            | All<br>Resets |        |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-------------|-------|-----------|------|------|----------|------|------|--------|------------|---------------|--------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11       | 26/10 | 25/9      | 24/8 | 23/7 | 22/6     | 21/5 | 20/4 | 19/3   | 18/2       |               | 17/1   | 16/0 |
| B020                        | SBT12ELOG1       | 31:16     | MULTI       | —     | —     | —     | CODE<3:0>   |       |           |      | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       | REGION<3:0> |       |           |      | —    | CMD<2:0> |      |      |        | 0000       |               |        |      |
| B024                        | SBT12ELOG2       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | GROUP<1:0> |               |        | 0000 |
| B028                        | SBT12ECON        | 31:16     | —           | —     | —     | —     | —           | —     | ERRP      | —    | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
| B030                        | SBT12ECLRS       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | CLEAR  | 0000 |
| B038                        | SBT12ECLRM       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | CLEAR  | 0000 |
| B040                        | SBT12REG0        | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |        |            | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —      | —          | xxxx          |        |      |
| B050                        | SBT12RD0         | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | —      | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| B058                        | SBT12WR0         | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | —      | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 4-21: SYSTEM BUS TARGET 13 REGISTER MAP

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |             |       |           |      |      |          |      |      |        |            | All<br>Resets |        |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-------------|-------|-----------|------|------|----------|------|------|--------|------------|---------------|--------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11       | 26/10 | 25/9      | 24/8 | 23/7 | 22/6     | 21/5 | 20/4 | 19/3   | 18/2       |               | 17/1   | 16/0 |
| B420                        | SBT13ELOG1       | 31:16     | MULTI       | —     | —     | —     | CODE<3:0>   |       |           |      | —    | —        | —    | —    | —      | —          | —             | —      | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       | REGION<3:0> |       |           |      | —    | CMD<2:0> |      |      |        | 0000       |               |        |      |
| B424                        | SBT13ELOG2       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | GROUP<1:0> |               | 0000   |      |
| B428                        | SBT13ECON        | 31:16     | —           | —     | —     | —     | —           | —     | ERRP      | —    | —    | —        | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | 0000   |      |
| B430                        | SBT13ECLRS       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | CLEAR         | 0000   |      |
| B438                        | SBT13ECLRM       | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | 0000   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | CLEAR         | 0000   |      |
| B440                        | SBT13REG0        | 31:16     | BASE<21:6>  |       |       |       |             |       |           |      |      |          |      |      |        |            | xxxx          |        |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       | PRI         | —     | SIZE<4:0> |      |      |          | —    | —    | —      | —          | xxxx          |        |      |
| B450                        | SBT13RD0         | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |
| B458                        | SBT13WR0         | 31:16     | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | —      | —          | —             | xxxx   |      |
|                             |                  | 15:0      | —           | —     | —     | —     | —           | —     | —         | —    | —    | —        | —    | —    | GROUP3 | GROUP2     | GROUP1        | GROUP0 | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

## REGISTER 11-8: USBIENCSR0: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 0 (ENDPOINT 1-7) (CONTINUED)

- bit 23 **INCOMPTX**: Incomplete TX Status bit (Device mode)  
1 = For high-bandwidth Isochronous endpoint, a large packet has been split into 2 or 3 packets for transmission but insufficient IN tokens have been received to send all the parts  
0 = Normal operation  
In anything other than isochronous transfers, this bit will always return 0.
- NAKTMOUT**: NAK Time-out status bit (Host mode)  
1 = TX endpoint is halted following the receipt of NAK responses for longer than the NAKLIM setting  
0 = Written by software to clear this bit
- bit 22 **CLRDT**: Clear Data Toggle Control bit  
1 = Resets the endpoint data toggle to 0  
0 = Do not clear the data toggle
- bit 21 **SENTSTALL**: STALL handshake transmission status bit (Device mode)  
1 = STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared.  
0 = Written by software to clear this bit
- RXSTALL**: STALL receipt bit (Host mode)  
1 = STALL handshake is received. Any DMA request in progress is stopped, the FIFO is completely flushed and the TXPKTRDY bit is cleared.  
0 = Written by software to clear this bit
- bit 20 **SENDSTALL**: STALL handshake transmission control bit (Device mode)  
1 = Issue a STALL handshake to an IN token  
0 = Terminate stall condition  
This bit has no effect when the endpoint is being used for Isochronous transfers.
- SETUPPKT**: Definition bit (Host mode)  
1 = When set at the same time as the TXPKTRDY bit is set, send a SETUP token instead of an OUT token for the transaction. This also clears the Data Toggle.  
0 = Normal OUT token for the transaction
- bit 19 **FLUSH**: FIFO Flush control bit  
1 = Flush the latest packet from the endpoint TX FIFO. The FIFO pointer is reset, TXPKTRDY is cleared and an interrupt is generated.  
0 = Do not flush the FIFO
- bit 18 **UNDERRUN**: Underrun status bit (Device mode)  
1 = An IN token has been received when TXPKTRDY is not set.  
0 = Written by software to clear this bit.
- ERROR**: Handshake failure status bit (Host mode)  
1 = Three attempts have been made to send a packet and no handshake packet has been received  
0 = Written by software to clear this bit.
- bit 17 **FIFONE**: FIFO Not Empty status bit  
1 = There is at least 1 packet in the TX FIFO  
0 = TX FIFO is empty
- bit 16 **TXPKTRDY**: TX Packet Ready Control bit  
The software sets this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. This bit is also automatically cleared prior to loading a second packet into a double-buffered FIFO.

TABLE 12-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

| Virtual Address<br>(BF80-#) | Register<br>Name      | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |             |             |      | All Resets |      |
|-----------------------------|-----------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|-------------|-------------|------|------------|------|
|                             |                       |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3        | 18/2        | 17/1 |            | 16/0 |
| 15B4                        | RPC13R                | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | RPC13R<3:0> |      |            | 0000 |
| 15B8                        | RPC14R                | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPC14R<3:0> |             |      | 0000       |      |
| 15C0                        | RPD0R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD0R<3:0>  |             |      | 0000       |      |
| 15C4                        | RPD1R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD1R<3:0>  |             |      | 0000       |      |
| 15C8                        | RPD2R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD2R<3:0>  |             |      | 0000       |      |
| 15CC                        | RPD3R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD3R<3:0>  |             |      | 0000       |      |
| 15D0                        | RPD4R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD4R<3:0>  |             |      | 0000       |      |
| 15D4                        | RPD5R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD5R<3:0>  |             |      | 0000       |      |
| 15D8                        | RPD6R <sup>(2)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD6R<3:0>  |             |      | 0000       |      |
| 15DC                        | RPD7R <sup>(2)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD7R<3:0>  |             |      | 0000       |      |
| 15E4                        | RPD9R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD9R<3:0>  |             |      | 0000       |      |
| 15E8                        | RPD10R                | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD10R<3:0> |             |      | 0000       |      |
| 15EC                        | RPD11R                | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD11R<3:0> |             |      | 0000       |      |
| 15F0                        | RPD12R <sup>(1)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD12R<3:0> |             |      | 0000       |      |
| 15F8                        | RPD14R <sup>(1)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD14R<3:0> |             |      | 0000       |      |
| 15FC                        | RPD15R <sup>(1)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPD15R<3:0> |             |      | 0000       |      |
| 160C                        | RPE3R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPE3R<3:0>  |             |      | 0000       |      |
| 1614                        | RPE5R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —           | —    | —          | 0000 |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPE5R<3:0>  |             |      | 0000       |      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: This register is not available on 64-pin devices.  
 2: This register is not available on 64-pin and 100-pin devices.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 12-1: [pin name]R: PERIPHERAL PIN SELECT INPUT REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3   | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|------------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0              | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —                | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0              | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —                | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0              | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —                | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-0            | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —              | [pin name]R<3:0> |                |               |               |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0'

bit 3-0 **[pin name]R<3:0>**: Peripheral Pin Select Input bits

Where [pin name] refers to the pins that are used to configure peripheral input mapping. See Table 12-2 for input pin selection values.

**Note:** Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

**REGISTER 12-2: RPnR: PERIPHERAL PIN SELECT OUTPUT REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —              | RPnR<3:0>      |                |               |               |

**Legend:**

R = Readable bit                      W = Writable bit                      U = Unimplemented bit, read as '0'  
 -n = Value at POR                      '1' = Bit is set                      '0' = Bit is cleared                      x = Bit is unknown

bit 31-4 **Unimplemented:** Read as '0'

bit 3-0 **RPnR<3:0>**: Peripheral Pin Select Output bits

See Table 12-3 for output pin selection values.

**Note:** Register values can only be changed if the IOLOCK Configuration bit (CFGCON<13>) = 0.

## 22.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

**Note:** This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 21. “Universal Asynchronous Receiver Transmitter (UART)”** (DS60001107) in the “PIC32 Family Reference Manual”, which is available from the Microchip web site ([www.microchip.com/PIC32](http://www.microchip.com/PIC32)).

The UART module is one of the serial I/O modules available in the PIC32MZ EF family of devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN, and IrDA®. The module also supports the hardware flow control option, with  $\overline{UxCTS}$  and  $\overline{UxRTS}$  pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Hardware auto-baud feature
- Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 25 Mbps at 100 MHz (PBCLK2)
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- 8-level deep FIFO receive data buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- LIN Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 22-1 illustrates a simplified block diagram of the UART module.

**FIGURE 22-1: UART SIMPLIFIED BLOCK DIAGRAM**




TABLE 22-1: UART1 THROUGH UART6 REGISTER MAP (CONTINUED)

| Virtual Address<br>(BF82_#) | Register<br>Name      | Bit Range | Bits                          |        |       |        |       |       |      |              |                   |       |        |       |       |       |            | All Resets |      |
|-----------------------------|-----------------------|-----------|-------------------------------|--------|-------|--------|-------|-------|------|--------------|-------------------|-------|--------|-------|-------|-------|------------|------------|------|
|                             |                       |           | 31/15                         | 30/14  | 29/13 | 28/12  | 27/11 | 26/10 | 25/9 | 24/8         | 23/7              | 22/6  | 21/5   | 20/4  | 19/3  | 18/2  | 17/1       |            | 16/0 |
| 2600                        | U4MODE <sup>(1)</sup> | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | ON                            | —      | SIDL  | IREN   | RTSMD | —     | —    | —            | UEN<1:0>          | WAKE  | LPBACK | ABAUD | RXINV | BRGH  | PDSEL<1:0> | STSEL      | 0000 |
| 2610                        | U4STA <sup>(1)</sup>  | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | UTXISEL<1:0>                  | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL<1:0> | ADDEN             | RIDLE | PERR   | FERR  | OERR  | URXDA | 0110       |            |      |
| 2620                        | U4TXREG               | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | —                             | —      | —     | —      | —     | —     | —    | TX8          | Transmit Register |       |        |       |       |       |            | 0000       |      |
| 2630                        | U4RXREG               | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | —                             | —      | —     | —      | —     | —     | —    | RX8          | Receive Register  |       |        |       |       |       |            | 0000       |      |
| 2640                        | U4BRG <sup>(1)</sup>  | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | Baud Rate Generator Prescaler |        |       |        |       |       |      |              |                   |       |        |       |       |       |            | 0000       |      |
| 2800                        | U5MODE <sup>(1)</sup> | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | ON                            | —      | SIDL  | IREN   | RTSMD | —     | —    | —            | UEN<1:0>          | WAKE  | LPBACK | ABAUD | RXINV | BRGH  | PDSEL<1:0> | STSEL      | 0000 |
| 2810                        | U5STA <sup>(1)</sup>  | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | UTXISEL<1:0>                  | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL<1:0> | ADDEN             | RIDLE | PERR   | FERR  | OERR  | URXDA | 0110       |            |      |
| 2820                        | U5TXREG               | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | —                             | —      | —     | —      | —     | —     | —    | TX8          | Transmit Register |       |        |       |       |       |            | 0000       |      |
| 2830                        | U5RXREG               | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | —                             | —      | —     | —      | —     | —     | —    | RX8          | Receive Register  |       |        |       |       |       |            | 0000       |      |
| 2840                        | U5BRG <sup>(1)</sup>  | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | Baud Rate Generator Prescaler |        |       |        |       |       |      |              |                   |       |        |       |       |       |            | 0000       |      |
| 2A00                        | U6MODE <sup>(1)</sup> | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | ON                            | —      | SIDL  | IREN   | RTSMD | —     | —    | —            | UEN<1:0>          | WAKE  | LPBACK | ABAUD | RXINV | BRGH  | PDSEL<1:0> | STSEL      | 0000 |
| 2A10                        | U6STA <sup>(1)</sup>  | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | UTXISEL<1:0>                  | UTXINV | URXEN | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL<1:0> | ADDEN             | RIDLE | PERR   | FERR  | OERR  | URXDA | 0110       |            |      |
| 2A20                        | U6TXREG               | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | —                             | —      | —     | —      | —     | —     | —    | TX8          | Transmit Register |       |        |       |       |       |            | 0000       |      |
| 2A30                        | U6RXREG               | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | —                             | —      | —     | —      | —     | —     | —    | RX8          | Receive Register  |       |        |       |       |       |            | 0000       |      |
| 2A40                        | U6BRG <sup>(1)</sup>  | 31:16     | —                             | —      | —     | —      | —     | —     | —    | —            | —                 | —     | —      | —     | —     | —     | —          | —          | 0000 |
|                             |                       | 15:0      | Baud Rate Generator Prescaler |        |       |        |       |       |      |              |                   |       |        |       |       |       |            | 0000       |      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note 1:** This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 24-1: EBICSx: EXTERNAL BUS INTERFACE CHIP SELECT REGISTER ('x' = 0-3)**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CSADDR<15:8>   |                |                |                |                |                |               |               |
| 23:16     | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CSADDR<7:0>    |                |                |                |                |                |               |               |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **CSADDR<15:0>**: Base Address for Device bits

Address in physical memory, which will select the external device.

bit 15-0 **Unimplemented**: Read as '0'

## PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

---

### REGISTER 25-2: RTCALRM: REAL-TIME CLOCK ALARM CONTROL REGISTER (CONTINUED)

bit 7-0 **ARPT<7:0>**: Alarm Repeat Counter Value bits<sup>(2)</sup>

11111111 = Alarm will trigger 256 times

•  
•  
•

00000000 = Alarm will trigger one time

The counter decrements on any alarm event. The counter only rolls over from 0x00 to 0xFF if CHIME = 1.

**Note 1:** Hardware clears the ALRMEN bit anytime the alarm event occurs, when ARPT<7:0> = 00 and CHIME = 0.

**2:** This field should not be written when the RTCC ON bit = '1' (RTCCON<15>) and ALRMSYNC = 1.

**Note:** This register is reset only on a Power-on Reset (POR).

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 28-2: ADCCON2: ADC CONTROL REGISTER 2

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | R-0, HS, HC       | R-0, HS, HC       | R-0, HS, HC       | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | BGVRDY            | REFFLT            | EOSRDY            | CVDCPL<2:0>       |                   |                   | SAMC<9:8>        |                  |
| 23:16     | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | SAMC<7:0>         |                   |                   |                   |                   |                   |                  |                  |
| 15:8      | R/W-0             | R/W-0             | R/W-0             | R/W-0             | U-0               | R/W-0             | R/W-0            | R/W-0            |
|           | BGVRIEN           | REFFLTIEN         | EOSIEN            | ADCEIOVR          | —                 | ADCEIS<2:0>       |                  |                  |
| 7:0       | U-0               | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | —                 | ADCDIV<6:0>       |                   |                   |                   |                   |                  |                  |

|                   |                   |                                    |                    |
|-------------------|-------------------|------------------------------------|--------------------|
| <b>Legend:</b>    | HC = Hardware Set | HS = Hardware Cleared              | r = Reserved       |
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0' |                    |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared               | x = Bit is unknown |

- bit 31 **BGVRDY:** Band Gap Voltage/ADC Reference Voltage Status bit  
 1 = Both band gap voltage and ADC reference voltages (VREF) are ready  
 0 = Either or both band gap voltage and ADC reference voltages (VREF) are not ready  
 Data processing is valid only after BGVRDY is set by hardware, so the application code must check that the BGVRDY bit is set to ensure data validity. This bit set to '0' when ON (ADCCON1<15>) = 0.
- bit 30 **REFFLT:** Band Gap/VREF/AVDD BOR Fault Status bit  
 1 = Fault in band gap or the VREF voltage while the ON bit (ADCCON1<15>) was set. Most likely a band gap or VREF fault will be caused by a BOR of the analog VDD supply.  
 0 = Band gap and VREF voltage are working properly  
 This bit is cleared when the ON bit (ADCCON1<15>) = 0 and the BGVRDY bit = 1.
- bit 29 **EOSRDY:** End of Scan Interrupt Status bit  
 1 = All analog inputs are considered for scanning through the scan trigger (all analog inputs specified in the ADCCSS1 and ADCCSS2 registers) have completed scanning  
 0 = Scanning has not completed  
 This bit is cleared when ADCCON2<31:24> are read in software.
- bit 28-26 **CVDCPL<2:0>:** Capacitor Voltage Divider (CVD) Setting bit  
 111 = 7 \* 2.5 pF = 17.5 pF  
 110 = 6 \* 2.5 pF = 15 pF  
 101 = 5 \* 2.5 pF = 12.5 pF  
 100 = 4 \* 2.5 pF = 10 pF  
 011 = 3 \* 2.5 pF = 7.5 pF  
 010 = 2 \* 2.5 pF = 5 pF  
 001 = 1 \* 2.5 pF = 2.5 pF  
 000 = 0 \* 2.5 pF = 0 pF
- bit 25-16 **SAMC<9:0>:** Sample Time for the Shared ADC (ADC7) bits  
 1111111111 = 1025 TAD7  
 •  
 •  
 •  
 0000000001 = 3 TAD7  
 0000000000 = 2 TAD7  
 Where TAD7 = period of the ADC conversion clock for the Shared ADC (ADC7) controlled by the ADCDIV<6:0> bits.
- bit 15 **BGVRIEN:** Band Gap/VREF Voltage Ready Interrupt Enable bit  
 1 = Interrupt will be generated when the BGVRDY bit is set  
 0 = No interrupt is generated when the BGVRDY bit is set

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER

| Bit Range | Bit 31/23/15/7          | Bit 30/22/14/6     | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2               | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------------|--------------------|----------------|----------------|----------------|------------------------------|---------------|---------------|
| 31:24     | U-0                     | U-0                | U-0            | U-0            | U-0            | U-0                          | U-0           | U-0           |
|           | —                       | —                  | —              | —              | —              | —                            | —             | —             |
| 23:16     | U-0                     | R/W-0              | U-0            | U-0            | U-0            | R/W-0                        | R/W-0         | R/W-0         |
|           | —                       | WAKFIL             | —              | —              | —              | SEG2PH<2:0> <sup>(1,4)</sup> |               |               |
| 15:8      | R/W-0                   | R/W-0              | R/W-0          | R/W-0          | R/W-0          | R/W-0                        | R/W-0         | R/W-0         |
|           | SEG2PHTS <sup>(1)</sup> | SAM <sup>(2)</sup> | SEG1PH<2:0>    |                |                | PRSEG<2:0>                   |               |               |
| 7:0       | R/W-0                   | R/W-0              | R/W-0          | R/W-0          | R/W-0          | R/W-0                        | R/W-0         | R/W-0         |
|           | SJW<1:0> <sup>(3)</sup> |                    | BRP<5:0>       |                |                |                              |               |               |

|                       |  |                      |
|-----------------------|--|----------------------|
| <b>Legend:</b>        | HC = Hardware Clear                            | S = Settable bit     |
| R = Readable bit      | W = Writable bit                               | P = Programmable bit |
| U = Unimplemented bit | -n = Bit Value at POR: ('0', '1', x = Unknown) | r = Reserved bit     |

bit 31-23 **Unimplemented:** Read as '0'

bit 22 **WAKFIL:** CAN Bus Line Filter Enable bit  
 1 = Use CAN bus line filter for wake-up  
 0 = CAN bus line filter is not used for wake-up

bit 21-19 **Unimplemented:** Read as '0'

bit 18-16 **SEG2PH<2:0>:** Phase Buffer Segment 2 bits<sup>(1,4)</sup>  
 111 = Length is 8 x Tq  
 •  
 •  
 •  
 000 = Length is 1 x Tq

bit 15 **SEG2PHTS:** Phase Segment 2 Time Select bit<sup>(1)</sup>  
 1 = Freely programmable  
 0 = Maximum of SEG1PH or Information Processing Time, whichever is greater

bit 14 **SAM:** Sample of the CAN Bus Line bit<sup>(2)</sup>  
 1 = Bus line is sampled three times at the sample point  
 0 = Bus line is sampled once at the sample point

bit 13-11 **SEG1PH<2:0>:** Phase Buffer Segment 1 bits<sup>(4)</sup>  
 111 = Length is 8 x Tq  
 •  
 •  
 •  
 000 = Length is 1 x Tq

- Note 1:**  $SEG2PH \leq SEG1PH$ . If SEG2PHTS is clear, SEG2PH will be set automatically.  
**Note 2:** 3 Time bit sampling is not allowed for BRP < 2.  
**Note 3:**  $SJW \leq SEG2PH$ .  
**Note 4:** The Time Quanta per bit must be greater than 7 (that is, TqBIT > 7).

|   |
|---|
| <b>Note:</b> This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100). |
|---|





# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**TABLE 37-38: ADC MODULE SPECIFICATIONS**

| AC CHARACTERISTICS   |                  |  | Standard Operating Conditions: 2.1V to 3.6V<br>(unless otherwise stated)<br>Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for Industrial<br>$-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for Extended |      |                            |       |   |
|--|------------------|--|---|------|----------------------------|-------|---|
| Param. No.   | Symbol           | Characteristics                            | Min.  | Typ. | Max.                       | Units | Conditions                                    |
| <b>Device Supply</b>   |                  |  |   |      |                            |       |   |
| AD01   | AVDD             | Module VDD Supply                          | Greater of VDD – 0.3 or 2.1   | —    | Lesser of VDD + 0.3 or 3.6 | V     | —   |
| AD02   | AVSS             | Module Vss Supply                          | VSS   | —    | VSS + 0.3                  | V     | —   |
| <b>Reference Inputs</b>                                      |                  |  |   |      |                            |       |   |
| AD05   | VREFH            | Reference Voltage High                     | VREFL + 1.8   | —    | AVDD                       | V     | (Note 1)                                      |
| AD06   | VREFL            | Reference Voltage Low                      | AVSS  | —    | VREFH – 1.8                | V     | (Note 1)                                      |
| AD07   | VREF             | Absolute Reference Voltage (VREFH – VREFL) | 1.8   | —    | AVDD                       | V     | (Note 2)                                      |
| AD08   | IREF             | Current Drain                              | —   | 102  | —                          | μA    | Per ADCx ('x' = 0-4, 7)                       |
| <b>Analog Input</b>  |                  |  |   |      |                            |       |   |
| AD12   | VINH-VINL        | Full-Scale Input Span                      | VREFL   | —    | VREFH                      | V     | —   |
| AD13   | VINL             | Absolute VINL Input Voltage                | AVSS  | —    | VREFL                      | V     | —   |
| AD14   | VINH             | Absolute VINH Input Voltage                | AVSS  | —    | VREFH                      | V     | —   |
| <b>ADC Accuracy – Measurements with External VREF+/VREF-</b> |                  |  |   |      |                            |       |   |
| AD20c  | Nr               | Resolution                                 | 6   | —    | 12                         | bits  | Selectable 6, 8, 10, 12 Resolution Ranges     |
| AD21c  | INL              | Integral Nonlinearity                      | —   | ±3   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD22c  | DNL              | Differential Nonlinearity                  | —   | ±1   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD23c  | GERR             | Gain Error                                 | —   | ±8   | —                          | LSb   | VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V |
| AD24c  | E <sub>OFF</sub> | Offset Error                               | —   | ±2   | —                          | LSb   | VINL = AVSS = 0V, AVDD = 3.3V                 |
| <b>Dynamic Performance</b>                                   |                  |  |   |      |                            |       |   |
| AD31b  | SINAD            | Signal to Noise and Distortion             | —   | 67   | —                          | dB    | Single-ended (Notes 2,3)                      |
| AD34b  | ENOB             | Effective Number of bits                   | —   | 10.5 | —                          | bits  | (Notes 2,3)                                   |

- Note 1:** These parameters are not characterized or tested in manufacturing.  
**Note 2:** These parameters are characterized, but not tested in manufacturing.  
**Note 3:** Characterized with a 1 kHz sine wave.  
**Note 4:** The ADC module is functional at  $V_{BORMIN} < V_{DD} < V_{DDMIN}$ , but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.