

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP
Supplier Device Package	144-TQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh144-e-ph

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2.1 Basic Connection Requirements

Getting started with the PIC32MZ EF family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- MCLR pin (see 2.3 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **2.4** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pin(s) may be required as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μ F (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

REGISTER 4-8:	SBTxREGy: SYSTEM BUS TARGET 'x' REGION 'y' REGISTER	
	(x' = 0.13; y' = 0.8)	

		(x = 0 - 13;	y = 0-o)						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31:24				BASE	<21:14>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23:16		BASE<13:6>							
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	U-0	
15:8	BASE<5:0>						PRI	_	
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
7:0			SIZE<4:0>	_	_	—			

Legend:

3		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared

more information.

bit 31-10	BASE<21:0>: Region Base Address bits
bit 9	PRI: Region Priority Level bit
	1 = Level 2
	0 = Level 1
bit 8	Unimplemented: Read as '0'
bit 7-3	SIZE<4:0>: Region Size bits
	Permissions for a region are only active is the SIZE is non-zero. 11111 = Region size = $2^{(SIZE - 1)} \times 1024$ (bytes)
	•
	•
	•
	00001 = Region size = 2 ^(SIZE - 1) x 1024 (bytes)
	00000 = Region is not present
bit 2-0	Unimplemented: Read as '0'

Note 1: Refer to Table 4-6 for the list of available targets and their descriptions. 2: For some target regions, certain bits in this register are read-only with preset values. See Table 4-6 for REGISTER 11-4: USBCSR3: USB CONTROL STATUS REGISTER 3 (CONTINUED)

bit 19-16 ENDPOINT<3:0>: Endpoint Registers Select bits

- bit 19-11 Unimplemented: Read as 0
- bit 10-0 RFRMNUM<10:0>: Last Received Frame Number bits

REGISTER 11-13: USBOTG: USB OTG CONTROL/STATUS REGISTER (CONTINUED)

bit 0 SESSION: Active Session Control/Status bit

- 'A' device:
- 1 = Start a session
- 0 = End a session

'B' device:

1 = (Read) Session has started or is in progress, (Write) Initiate the Session Request Protocol
 0 = When USB module is in Suspend mode, clearing this bit will cause a software disconnect

Clearing this bit when the USB module is not suspended will result in undefined behavior.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	_	—	—	—	—	—	—		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16	DUMMYBYTES<2:0>			AI	DDRBYTES<2:	READOPCODE<7:6>				
45-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8			READOF	READOPCODE<5:0>				TYPEDATA<1:0>		
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	TYPEDUMMY<1:0> TYPEMO			DE<1:0>	TYPEAD	DR<1:0>	TYPECMD<1:0>			

REGISTER 20-1: SQI1XCON1: SQI XIP CONTROL REGISTER 1

Legend:

Logona.					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-24 Unimplemented: Read as '0'

bit 23-21 DUMMYBYTES<2:0>: Transmit Dummy Bytes bits

- 111 = Transmit seven dummy bytes after the address bytes
- •
- 011 = Transmit three dummy bytes after the address bytes
- 010 = Transmit two dummy bytes after the address bytes
- 001 = Transmit one dummy bytes after the address bytes
- 000 = Transmit zero dummy bytes after the address bytes

bit 20-18 ADDRBYTES<2:0>: Address Cycle bits

- 111 = Reserved
- •
- •
- 101 = Reserved
- 100 = Four address bytes
- 011 = Three address bytes
- 010 = Two address bytes
- 001 = One address bytes
- 000 = Zero address bytes

bit 17-10 READOPCODE<7:0>: Op code Value for Read Operation bits

These bits contain the 8-bit op code value for read operation.

bit 9-8 TYPEDATA<1:0>: SQI Type Data Enable bits

The boot controller will receive the data in Single Lane, Dual Lane, or Quad Lane.

- 11 = Reserved
- 10 = Quad Lane mode data is enabled
- 01 = Dual Lane mode data is enabled
- 00 = Single Lane mode data is enabled

bit 7-6 **TYPEDUMMY<1:0>:** SQI Type Dummy Enable bits

- The boot controller will send the dummy in Single Lane, Dual Lane, or Quad Lane.
- 11 = Reserved
- 10 = Quad Lane mode dummy is enabled
- 01 = Dual Lane mode dummy is enabled
- 00 = Single Lane mode dummy is enabled

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_	_	_	—			—	-
00.40	R/W-0, HC	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
23:16	RDSTART	_	—	—	_	—	DUALBUF	_
45.0	R/W-0	U-0	R/W-0 R/W-0 R/		R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	-	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7:0	CSF<1:0> ⁽¹⁾		ALP ⁽¹⁾	CS2P ⁽¹⁾	CS1P ⁽¹⁾		WRSP	RDSP

REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 RDSTART: Start Read on PMP Bus bit This bit is cleared by hardware at the end of the read cycle. 1 = Start a read cycle on the PMP bus 0 = No effect
bit 22-18 Unimplemented: Read as '0'
bit 17 DUALBUF: Dual Read/Write Buffers enable bit

This bit is valid in Master mode only.

1 = PMP uses separate registers for reads and writes (PMRADDR, PMDATAIN, PMWADDR, PMDATAOUT)

0 = PMP uses legacy registers (PMADDR, PMDATA)

- bit 16 Unimplemented: Read as '0'
- bit 15 **ON:** Parallel Master Port Enable bit

1 = PMP is enabled

- 0 = PMP is disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits

- 11 = Lower 8 bits of address are multiplexed on PMD<15:0> pins; upper 8 bits are not used
- 10 = All 16 bits of address are multiplexed on PMD<15:0> pins
- 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<15:8>
- 00 = Address and data appear on separate pins
- bit 10 PMPTTL: PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port is enabled
 - 0 = PMWR/PMENB port is disabled
- bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port is enabled
 - 0 = PMRD/PMWR port is disabled

Note 1: These bits have no effect when their corresponding pins are used as address lines.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		_	_	—	—	-	_	—
22.16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16					—			-
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	—	_	_	_
7.0	U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
7:0			_		AREIF	PKTIF	CBDIF	PENDIF

REGISTER 26-6: CEINTSRC: CRYPTO ENGINE INTERRUPT SOURCE REGISTER

Legend:

5					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 31-4 Unimplemented: Read as '0'

- bit 3 AREIF: Access Response Error Interrupt bit
 - 1 = Error occurred trying to access memory outside the Crypto Engine
 - 0 = No error has occurred
- bit 2 **PKTIF:** DMA Packet Completion Interrupt Status bit
 - 1 = DMA packet was completed
 - 0 = DMA packet was not completed

bit 1 CBDIF: BD Transmit Status bit

- 1 = Last BD transmit was processed
- 0 = Last BD transmit has not been processed
- bit 0 PENDIF: Crypto Engine Interrupt Pending Status bit
 - 1 = Crypto Engine interrupt is pending (this value is the result of an OR of all interrupts in the Crypto Engine)
 - 0 = Crypto Engine interrupt is not pending

26.2 Crypto Engine Buffer Descriptors

Host software creates a linked list of buffer descriptors and the hardware updates them. Table 26-3 provides a list of the Crypto Engine buffer descriptors, followed by format descriptions of each buffer descriptor (see Figure 26-2 through Figure 26-9).

Name (see No	ote 1)	Bit 31/2315/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
BD_CTRL	31:24	DESC_EN	—	(CRY_MODE<2:0	>	—	_	_	
	23:16	_	SA_FETCH_EN	-	_	LAST_BD	LIFM	PKT_INT_EN	CBD_INT_EN	
	15:8				BD_BUFLEN	<15:8>	•			
	15:8 BD_BUFLEN<15:8> 7:0 BD_BUFLEN<7:0>									
BD_SA_ADDR	31:24				BD_SAADDR	<31:24>				
	23:16				BD_SAADDR	<23:16>				
	15:8				BD_SAADDR	<15:8>				
	7:0				BD_SAADR	<7:0>				
BD_SCRADDR	31:24				BD_SRCADDF	<31:24>				
	23:16				BD_SRCADDF	R<23:16>				
	15:8				BD_SRCADD	R<15:8>				
	7:0				BD_SRCADD	R<7:0>				
BD_DSTADDR	31:24				BD_DSTADDR	<31:24>				
	23:16	BD_DSTADDR<23:16>								
	15:8	BD_DSTADDR<15:8>								
	7:0	BD_DSTADDR<7:0>								
BD_NXTPTR	31:24	BD_NXTADDR<31:24>								
	23:16	BD_NXTADDR<23:16>								
	15:8				BD_NXTADD	R<15:8>				
	7:0	BD_NXTADDR<7:0>								
BD_UPDPTR	31:24	BD_UPDADDR<31:24>								
	23:16				BD_UPDADDF	R<23:16>				
	15:8	BD_UPDADDR<15:8>								
	7:0				BD_UPDADD	R<7:0>				
BD_MSG_LEN	31:24				MSG_LENGTH	1<31:24>				
	23:16				MSG_LENGTH	1<23:16>				
	15:8				MSG_LENGT	H<15:8>				
	7:0				MSG_LENGT	H<7:0>				
BD_ENC_OFF	31:24				ENCR_OFFSE	T<31:24>				
	23:16				ENCR_OFFSE	T<23:16>				
	15:8				ENCR_OFFSE	T<15:8>				
	7:0				ENCR_OFFSI	ET<7:0>				

TABLE 26-3: CRYPTO ENGINE BUFFER DESCRIPTORS

Note 1: The buffer descriptor must be allocated in memory on a 64-bit boundary.

TABLE 28-1: ADC REGISTER MAP (CONTINUED)

ess)		e								Bit	S								Ś
Virtual Address (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Recets
B04C	ADCCMP3	31:16		•	•	•				DCMPH	<15:0>	•	•	•	•				000
		15:0								DCMPLC)<15:0>								000
B050	ADCCMPEN4	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	000
B054	ADCCMP4	31:16								DCMPH	<15:0>								000
		15:0								DCMPLC)<15:0>								00
B058	ADCCMPEN5	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	000
B05C	ADCCMP5	31:16								DCMPH	<15:0>								000
		15:0								DCMPLC)<15:0>								000
B060	ADCCMPEN6	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	000
B064	ADCCMP6	31:16								DCMPH	<15:0>								000
		15:0								DCMPLC	0<15:0>								000
B068	ADCFLTR1	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	—		C	HNLID<4:0>			000
		15:0								FLTRDAT	A<15:0>								000
B06C	ADCFLTR2	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	—		C	HNLID<4:0>			000
		15:0								FLTRDAT	A<15:0>								000
B070	ADCFLTR3	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY	-	_	_		C	HNLID<4:0>			000
		15:0								FLTRDAT	A<15:0>								000
B074	ADCFLTR4	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY		_	_		C	HNLID<4:0>			000
		15:0								FLTRDAT	A<15:0>								000
B078	ADCFLTR5	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY	_	_	—		C	HNLID<4:0>			000
		15:0								FLTRDAT	A<15:0>								000
B07C	ADCFLTR6	31:16	AFEN	DATA16EN	DFMODE	(OVRSAM<2:0	>	AFGIEN	AFRDY	—	—	—		C	HNLID<4:0>			000
		15:0								FLTRDAT	A<15:0>								000
B080	ADCTRG1	31:16	—	—	-		Т	RGSRC3<4:	0>		_	_	—		TF	GSRC2<4:0	>		000
		15:0		_	_		T	RGSRC1<4:	0>		-	_	_		TF	GSRC0<4:0	>		000
B084	ADCTRG2	31:16	—	—	-		Т	RGSRC7<4:	0>		_	_	—		TF	GSRC6<4:0	>		000
		15:0	—	—	-		Т	RGSRC5<4:	0>		_	—	—		TF	GSRC4<4:0	>		000
B088	ADCTRG3	31:16	—	—	_		Т	RGSRC11<4:	:0>		—	—	—		TR	GSRC10<4:0)>		000
		15:0	—	—	-		Т	RGSRC9<4:	0>		_	—	—		TF	GSRC8<4:0	>		000
B0A0	ADCCMPCON1	31:16								CVDDAT	A<15:0>								000
		15:0		—			AINIE)<5:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	000
B0A4	ADCCMPCON2	31:16		_	_	—	—	_	_	_	_	_	_	_	—	_	_	—	000
		15:0		_	_			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	000
B0A8	ADCCMPCON3	31:16	_	_	_	—	—	—	—	—	—	—	_	_	—	—	—	—	000
		15:0	_	_	_			AINID<4:0>			ENDCMP	DCMPGIEN	DCMPED	IEBTWN	IEHIHI	IEHILO	IELOHI	IELOLO	000

1: 2: 3:

This bit or register is not available on 64-pin devices. This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

REGISTER 28-6:	ADCIMCON2: ADC INPUT MODE CONTROL REGISTER 2 (CONTINUED)
----------------	--

bit 6	SIGN19: AN19 Signed Data Mode bit ⁽¹⁾
	1 = AN19 is using Signed Data mode
	0 = AN19 is using Unsigned Data mode
bit 5	DIFF18: AN18 Mode bit
	1 = AN18 is using Differential mode
	0 = AN18 is using Single-ended mode
bit 4	SIGN18: AN18 Signed Data Mode bit
	1 = AN18 is using Signed Data mode
	0 = AN18 is using Unsigned Data mode
bit 3	DIFF17: AN17 Mode bit
	1 = AN17 is using Differential mode
	0 = AN17 is using Single-ended mode
bit 2	SIGN17: AN17 Signed Data Mode bit
	1 = AN17 is using Signed Data mode
	0 = AN17 is using Unsigned Data mode
bit 1	DIFF16: AN16 Mode bit
	1 = AN16 is using Differential mode
	0 = AN16 is using Single-ended mode
bit 0	SIGN16: AN16 Signed Data Mode bit
	1 = AN16 is using Signed Data mode
	0 = AN16 is using Unsigned Data mode

Note 1: This bit is not available on 64-pin devices.

Bit Range	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	
U	31/23/15/7	30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0	
31:24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	
01.21	—	—	—		ADCEIS<2:0>			S<1:0>	
23:16	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—				ADCDIV<6:0>		DAMA	DAMO	
15:8	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0 C<9:8>	
	 R/W-0	 R/W-0	 R/W-0	 R/W-0	 R/W-0	 R/W-0	R/W-0	<9.6> R/W-0	
7:0	10/00-0	10/00-0	10/00-0	SAMC		17/17-0	17/17-0	10/10-0	
Legend:									
R = Readat	ole hit	W = Writable	hit	II – Unimple	emented bit, r	ead as 'O'			
-n = Value a		1' = Bit is se		$0^{\circ} = \text{Bit is cl}$		x = Bit is unl	known		
		1 – Dit 13 36	ι.		ealeu		KIIOWII		
oit 31-29	Unimpleme	nted: Read a	s'0'						
bit 28-26	•	0>: ADCx Ear		elect bits					
		lata ready inte	•		clocks prior to	o the end of c	conversion		
		lata ready inte							
	•	2							
	•								
	• 001 – The d	lata ready inte	errunt is dene	rated 2 ADC	clocks prior to	the end of c	onversion		
		lata ready inte							
		-	June prilo goilo		0.00.000				
	Note: All options are available when the selected resolution, specified by the SELRES<1:0> bits (ADCxTIME<25:24>), is 12-bit or 10-bit. For a selected resolution of 8-bit, options from '000'								
							by the SELR		
	(ADCxTIME<2	25:24>), is 12·	-bit or 10-bit.	For a selecte	d resolution	by the SELR of 8-bit, option	n <mark>s from</mark> '00	
oit 25-24	(t	ADCxTIME<2 o '101' are va	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n <mark>s from</mark> '00	
bit 25-24	(t	ADCxTIME<2 o '101' are va 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00	
bit 25-24	(t SELRES<1:	ADCxTIME<2 o '101' are va a 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00	
bit 25-24	(t SELRES<1: 11 = 12 bits	ADCxTIME<2 o '101' are va a 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00	
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits	ADCxTIME<2 o '101' are va a 0>: ADCx Re	25:24>), is 12 Ilid. For a sele	-bit or 10-bit. ected resolution	For a selecte	d resolution	by the SELR of 8-bit, option	n s from '00	
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits	ADĊxTIME<2 o '101' are va :0>: ADCx Re	25:24>), is 12 lid. For a sele solution Sele	-bit or 10-bit. ected resolution ct bits	For a selecte on of 6-bit, op	d resolution (tions from '0	by the SELR of 8-bit, option 00' to '011' a	ns from '00 ire valid.	
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o >: ADCx Re Changing the	25:24>), is 12 lid. For a sele solution Sele resolution of	-bit or 10-bit. ected resolution ct bits the ADC does	For a selecte on of 6-bit, op s not shift the	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding	ns from '00 ire valid. g ADCDAT/	
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADĊxTIME<2 o '101' are va :0>: ADCx Re	25:24>), is 12 lid. For a sele solution Sele resolution of esult will still o	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '	
bit 25-24	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o () : ADCx Re Changing the register. The r	25:24>), is 12 lid. For a sele isolution Sele resolution of esult will still a resolution	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits wi	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '	
	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o '20: ADCx Re Changing the register. The r For example,	25:24>), is 12 lid. For a sele solution Sele resolution of esult will still a resolution 1:6> holding	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits wi	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note:	ADCxTIME<2 o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1	25:24>), is 12 alid. For a sele esolution Sele resolution of esult will still of a resolution 1:6> holding s '0'	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the con	d resolution (otions from '0 result in the o	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused	ns from '00 ire valid. g ADCDAT/ bits set to '0	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6:	ADCxTIME<2 o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a	25:24>), is 12 alid. For a sele asolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d	ADCxTIME<2 o '101' are va o '20: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0: ADCx Clo	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit C control clock	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit C control clock	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 =	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit C control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 = 0000011 =	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA 6 * TQ = TADx	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit C control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits 0 1111111 =	ADCxTIME<2 o '101' are va o '101' are va :0>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * T Q = TADx 6 * T Q = TADx 4 * T Q = TADx	25:24>), is 12 lid. For a sele isolution Sele resolution Sele result will still a resolution 1:6> holding s '0' ock Divisor bit control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	d resolution (otions from '0 result in the o responding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an	
bit 23	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 =	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx	25:24>), is 12 lid. For a sele isolution Sele resolution Sele result will still a resolution 1:6> holding s '0' ock Divisor bit control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an	
bit 23 bit 22-16	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits of 1111111 =	ADCxTIME<2 o '101' are va o '101' are va :0>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA 6 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit control clock Dx	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', ai	
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 = 0000011 = 0000001 = 0000001 = 0000000 = Unimpleme	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a	25:24>), is 12 lid. For a sele esolution Sele resolution Sele a resolution 1:6> holding s '0' bock Divisor bit C control clock DX	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits withe result.	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se	ns from '00 ire valid. g ADCDAT/ bits set to '0 et to '0', ar	
bit 25-24 bit 23 bit 22-16 bit 15-10 bit 9-0	(SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 1111111 =	ADCxTIME<2 o '101' are va o '101' are va :0>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCx Clo livide the ADC 254 * TQ = TA 6 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved	25:24>), is 12 did. For a sele esolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ple Time bits	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDATA bits set to '0 et to '0', ar x).	
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 111111 = 0000011 = 0000010 = 0000001 = 0000001 = 0000001 = 0000001 = Where TADX bits.	ADCxTIME<2 o '101' are va o '101' are va o '20>: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0>: ADCX Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a : ADCX Samp	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ole Time bits e ADC conve	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an x).	
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 111111 = 0000011 = 0000010 = 0000001 = 0000001 = 0000001 = 0000001 = Where TADX bits.	ADCxTIME<2 o '101' are va o '101' are va : O >: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a : ADCx Samp = period of th	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ole Time bits e ADC conve	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDAT/ bits set to ' et to '0', an x).	
bit 23 bit 22-16 bit 15-10	(t SELRES<1: 11 = 12 bits 10 = 10 bits 01 = 8 bits 00 = 6 bits Note: Unimpleme ADCDIV<6: These bits d 111111 = 0000011 = 0000010 = 0000001 = 0000001 = 0000001 = 0000001 = Where TADX bits.	ADCxTIME<2 o '101' are va o '101' are va : O >: ADCx Re Changing the register. The r For example, ADCDATAx<1 nted: Read a 0 >: ADCx Clo livide the ADC 254 * TQ = TADx 4 * TQ = TADx 4 * TQ = TADx 2 * TQ = TADx Reserved nted: Read a : ADCx Samp = period of th 1 = 1025 TAD.	25:24>), is 12 lid. For a sele isolution Sele resolution Sele a resolution 1:6> holding s '0' ock Divisor bit control clock DX s '0' ole Time bits e ADC conve	-bit or 10-bit. ected resolution ct bits the ADC does occupy 12 bits of 6 bits with the result. s < with period	For a selecte on of 6-bit, op s not shift the s, with the cor Il result in A	result in the orresponding lo DCDATAx<5	by the SELR of 8-bit, option 00' to '011' a corresponding ower unused :0> being se or ADCx (TAD	ns from '00 ire valid. g ADCDAT, bits set to ' et to '0', a x).	

_ ---- - - - -· · · · · ·

0000000000 = 2 TADx

Table 30-1, Table 30-2, Table 30-3 and Table 30-4 show four interfaces and the associated pins that can be used with the Ethernet Controller.

TABLE 30-1: MII MODE DEFAULT INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 1)

Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXCLK	Transmit Clock
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
ETXD2	Transmit Data
ETXD3	Transmit Data
ETXERR	Transmit Error
ERXCLK	Receive Clock
ERXDV	Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXD2	Receive Data
ERXD3	Receive Data
ERXERR	Receive Error
ECRS	Carrier Sense
ECOL	Collision Indication

TABLE 30-2:RMII MODE DEFAULT
INTERFACE SIGNALS
(FMIIEN = 0, FETHIO = 1)

Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
EREFCLK	Reference Clock
ECRSDV	Carrier Sense – Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXERR	Receive Error

Note: Ethernet controller pins that are not used by selected interface can be used by other peripherals.

TABLE 30-3: MII MODE ALTERNATE INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 0)

Pin Name	Description						
AEMDC	Management Clock						
AEMDIO	Management I/O						
AETXCLK	Transmit Clock						
AETXEN	Transmit Enable						
AETXD0	Transmit Data						
AETXD1	Transmit Data						
AETXD2	Transmit Data						
AETXD3	Transmit Data						
AETXERR	Transmit Error						
AERXCLK	Receive Clock						
AERXDV	Receive Data Valid						
AERXD0	Receive Data						
AERXD1	Receive Data						
AERXD2	Receive Data						
AERXD3	Receive Data						
AERXERR	Receive Error						
AECRS	Carrier Sense						
AECOL	Collision Indication						
Note: The	Note: The MII mode Alternate Interface is not						

Note: The MII mode Alternate Interface is not available on 64-pin devices.

TABLE 30-4:RMII MODE ALTERNATE
INTERFACE SIGNALS
(FMIIEN = 0, FETHIO = 0)

Pin Name	Description
AEMDC	Management Clock
AEMDIO	Management I/O
AETXEN	Transmit Enable
AETXD0	Transmit Data
AETXD1	Transmit Data
AEREFCLK	Reference Clock
AECRSDV	Carrier Sense – Receive Data Valid
AERXD0	Receive Data
AERXD1	Receive Data
AERXERR	Receive Error

REGISTER 34-4: DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

- 10100 = 1:1048576
- 10011 = 1:524288 10010 = 1:262144 10001 = 1:13107210000 = 1:65536 01111 = 1:3276801110 = 1:16384 01101 = 1:8192 01100 = 1:4096 01011 = 1:2048 01010 = 1:102401001 = 1:512 01000 = 1:25600111 = 1:128 00110 **= 1:64** 00101 = 1:3200100 = 1:1600011 = 1:8 00010 = 1:4
- 00010 = 1.400001 = 1.2
- 000001 = 1.2000000 = 1.1

All other combinations not shown result in operation = 10100

- bit 15-14 FCKSM<1:0>: Clock Switching and Monitoring Selection Configuration bits
 - 11 = Clock switching is enabled and clock monitoring is enabled
 - 10 = Clock switching is disabled and clock monitoring is enabled
 - 01 = Clock switching is enabled and clock monitoring is disabled
 - 00 = Clock switching is disabled and clock monitoring is disabled
- bit 13-11 Reserved: Write as '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output disabled
 - 0 = CLKO output signal active on the OSC2 pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Posc disabled
 - 10 = HS Oscillator mode selected
 - 01 = Reserved
 - 00 = EC mode selected
- bit 7 IESO: Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)

bit 6 FSOSCEN: Secondary Oscillator Enable bit

- 1 = Enable Sosc
- 0 = Disable Sosc
- bit 5-3 **DMTINTV<2:0>:** Deadman Timer Count Window Interval bits
 - 111 = Window/Interval value is 127/128 counter value
 - 110 = Window/Interval value is 63/64 counter value
 - 101 = Window/Interval value is 31/32 counter value
 - 100 = Window/Interval value is 15/16 counter value
 - 011 = Window/Interval value is 7/8 counter value
 - 010 = Window/Interval value is 3/4 counter value
 - 001 = Window/Interval value is 1/2 counter value
 - 000 = Window/Interval value is zero

AC CHARACTERISTICS				Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended							
Param. No.	Symbol	Cha	racteristics	s ⁽¹⁾	Min.	Max.	Units	Cone	Conditions		
TB10	ТтхН	TxCK High Time	Synchrono prescaler	ous, with	[(12.5 ns or 1 TPBCLK3) /N] + 25 ns	—	ns	Must also meet parameter TB15	N = prescale value (1, 2, 4, 8, 16, 32, 64,		
TB11	TTXL	TxCK Low Time	Synchrono prescaler	ous, with	us, with [(12.5 ns or 1 TPBCLK3) /N] + 25 ns		ns	Must also meet parameter TB15	256)		
TB15	ΤτχΡ	TxCK Input	Synchrono prescaler	ous, with	[(Greater of [(25 ns or 2 TPBCLK3)/N] + 30 ns	—	ns	VDD > 2.7V			
		Period			[(Greater of [(25 ns or 2 TPBCLK3)/N] + 50 ns	—	ns	VDD < 2.7V			
TB20	TCKEXTMRL	Delay from Clock Edge	e to Timer li	ncrement		1	TPBCLK3				

TABLE 37-26: TIMER2-TIMER9 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 37-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 37-27: INPUT CAPTURE MODULE TIMING REQUIREMENTS

АС СНА	RACTERI	STICS		perating Conditions: 2.1V erwise stated) mperature $-40^{\circ}C \le TA \le +$ $-40^{\circ}C \le TA \le +$	85°C for			
Param. No.	Symbol Chara		teristics ⁽¹⁾	Min.	Max.	Units	Conditions	
IC10	TCCL	ICx Input	Low Time	[(12.5 ns or 1 ТРВСLК3) /N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)
IC11	Тссн	ICx Input High Time		[(12.5 ns or 1 TPBCLK3) /N] + 25 ns	_	ns	Must also meet parameter IC15.	
IC15 TCCP ICx Input			[(25 ns or 2 TPBCLK3) /N] + 50 ns	—	ns	—		

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 37-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 37-28: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHA	RACTER	ISTICS	(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No.	Symbol Characteristics ⁽¹⁾		Min.	Typical ⁽²⁾	Max.	Units	Conditions			
OC10	OC10 TccF OCx Output Fall Time			_	_	ns	See parameter DO32			
OC11 TCCR OCx Output Rise Time			_	—	_	ns	See parameter DO31			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 37-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 37-29: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHAF	RACTERIST	rics	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	¹ Symbol Characteristics ⁽¹⁾		Min	Typical ⁽²⁾	Max	Units	Conditions		
OC15	Tfd	Fault Input to PWM I/O Change	—	—	50	ns			
OC20 TFLT Fault Input Pulse Width			50	—		ns			

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

AC CHARACTERISTICS ⁽²⁾			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$				
Param. No.	Symbol	Characteristics	Min.	Тур. ⁽¹⁾	Max.	Units	Conditions
AD60a	TSAMP	Sample Time for ADC7 (Class 2 and Class 3 Inputs) with the CVDEN bit (ADCCON1<11>) = 1	8 9 11 12 14 16 17	_		Tad	$\begin{array}{l} \label{eq:source} Source \mbox{ Impedance} \le 200\Omega \\ CVDCPL<2:0> (ADCCON2<28:26>) = 001 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 010 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 011 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 100 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 101 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 110 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 110 \\ CVDCPL<2:0> (ADCCON2<28:26>) = 111 \\ \end{array}$
			10 12 14 16 18 19 21	_		Tad	Source Impedance $\leq 500\Omega$ CVDCPL<2:0> (ADCCON2<28:26>) = 001 CVDCPL<2:0> (ADCCON2<28:26>) = 010 CVDCPL<2:0> (ADCCON2<28:26>) = 011 CVDCPL<2:0> (ADCCON2<28:26>) = 100 CVDCPL<2:0> (ADCCON2<28:26>) = 101 CVDCPL<2:0> (ADCCON2<28:26>) = 110 CVDCPL<2:0> (ADCCON2<28:26>) = 111
			13 16 18 21 23 26 28	_		Tad	$\begin{array}{l} \mbox{Source Impedance} \leq 1 \ K\Omega \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 001 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 010 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 011 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 100 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 101 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 101 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 110 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 111 \\ \mbox{CVDCPL} = 111 \\ \m$
			41 48 56 63 70 78 85	_		Tad	$\begin{array}{l} \mbox{Source Impedance} \le 5 \ K\Omega \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 001 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 010 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 011 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 100 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 101 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 101 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 110 \\ \mbox{CVDCPL<2:0>} (ADCCON2<28:26>) = 111 \\ \mbox{CVDCPL} = 111 \\ \m$

TABLE 37-40: ADC SAMPLE TIMES WITH CVD ENABLED

Note 1: These parameters are characterized, but not tested in manufacturing.

2: The ADC module is functional at VBORMIN < VDD < VDDMIN, but with degraded performance. Unless otherwise stated, module functionality is guaranteed, but not characterized.




FIGURE 37-30: EJTAG TIMING CHARACTERISTICS

TABLE 37-49: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.1V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$			
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions
EJ1	Ттсксүс	TCK Cycle Time	25	—	ns	—
EJ2	Ттскнідн	TCK High Time	10		ns	—
EJ3	TTCKLOW	TCK Low Time	10	_	ns	—
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	—	ns	_
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	—	ns	_
EJ6	TTDOOUT	TDO Output Delay Time from Falling TCK	—	5	ns	_
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	—	5	ns	_
EJ8	TTRSTLOW	TRST Low Time	25		ns	—
EJ9	Trf	TAP Signals Rise/Fall Time, All Input and Output		—	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

38.1 DC Characteristics

TABLE 38-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temp. Range	Max. Frequency	Comment
Characteristic	(in Volts) (Note 1)	(in °C)	PIC32MZ EF Devices	
EDC5	2.1V-3.6V	-40°C to +125°C	180 MHz	

Note 1: Overall functional device operation at VBORMIN < VDD < VDDMIN is guaranteed, but not characterized. All device Analog modules, such as ADC, etc., will function, but with degraded performance below VDDMIN. Refer to parameter BO10 in Table 37-5 for BOR values.

TABLE 38-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTERISTICS			Standard Operating Conditions: 2.1V to 3.6V(unless otherwise stated)Operating temperature-40°C \leq TA \leq +125°C for Extended			
Parameter No.	Typical ⁽³⁾	Maximum ⁽⁶⁾	Units	Conditions		
Operating C	Operating Current (IDD) ⁽¹⁾					
EDC20	8	54	mA	4 MHz (Note 4,5)		
EDC21	10	60	mA	10 MHz (Note 5)		
EDC22	32	95	mA	60 MHz (Note 2,4)		
EDC23	40	105	mA	80 MHz (Note 2,4)		
EDC25	61	125	mA	130 MHz (Note 2,4)		
EDC26	72	140	mA	160 MHz (Note 2,4)		
EDC28	81	150	mA	180 MHz (Note 2,4)		

Note 1: A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.

- 2: The test conditions for IDD measurements are as follows:
 - Oscillator mode is EC+PLL with OSC1 driven by external square wave from rail-to-rail, (OSC1 input clock input over/undershoot < 100 mV required)
 - OSC2/CLKO is configured as an I/O input pin
 - USB PLL is disabled (USBMD = 1), VUSB3V3 is connected to VSS
 - CPU, Program Flash, and SRAM data memory are operational, Program Flash memory Wait states are equal to four
 - L1 Cache and Prefetch modules are enabled
 - No peripheral modules are operating, (ON bit = 0), and the associated PMD bit is set. All clocks are disabled ON bit (PBxDIV<15>) = 0 (x ≠ 1,7)
 - WDT, DMT, Clock Switching, Fail-Safe Clock Monitor, and Secondary Oscillator are disabled
 - All I/O pins are configured as inputs and pulled to Vss
 - MCLR = VDD
 - CPU executing while(1) statement from Flash
 - RTCC and JTAG are disabled
- **3:** Data in "Typical" column is at 3.3V, +25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
- 4: This parameter is characterized, but not tested in manufacturing.
- 5: Note 2 applies with the following exceptions: L1 Cache and Prefetch modules are disabled, Program Flash memory Wait states are equal to seven.
- 6: Data in the "Maximum" column is at 3.3V, +125°C at specified operating frequency. Parameters are for design guidance only and are not tested.

A.4 Resets

The PIC32MZ EF family of devices has updated the resets modules to incorporate the new handling of NMI resets from the WDT, DMT, and the FSCM. In addition, some bits have been moved, as summarized in Table A-5.

TABLE A-5: RESET DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature			
Power Reset				
	The VREGS bit, which controls whether the internal regulator is enabled in Sleep mode, has been moved from RCON in PIC32MX5XX/6XX/7XX devices to a new PWRCON register in PIC32MZ EF devices.			
VREGS (RCON<8>)	VREGS (PWRCON<0>)			
 1 = Regulator is enabled and is on during Sleep mode 0 = Regulator is disabled and is off during Sleep mode 	1 = Voltage regulator will remain active during Sleep0 = Voltage regulator will go to Stand-by mode during Sleep			
Watchdog	Fimer Reset			
On PIC32MX devices, a WDT expiration immediately triggers a device reset.	On PIC32MZ EF devices, the WDT expiration now causes a NMI. The WDTO bit in RNMICON indicates that the WDT caused the NMI. A new timer, NMICNT, runs when the WDT NMI is triggered, and if it expires, the device is reset.			
WDT expiration immediately causes a device reset.	WDT expiration causes a NMI, which can then trigger the device reset. WDTO (RNMICON<24>) 1 = WDT time-out has occurred and caused a NMI 0 = WDT time-out has not occurred			
	NMICNT<7:0> (RNMICON<7:0>)			

A.5 USB

The PIC32MZ EF family of devices has a new Hi-Speed USB module, which requires the updated USB stack from Microchip. In addition, the USB PLL was also updated. See **A.1** "Oscillator and PLL Configuration" for more information and Table A-6 for a list of additional differences.

TABLE A-6: USB DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature			
Debug Mode				
On PIC32MX devices, when stopping on a breakpoint during debugging, the USB module can be configured to stop or continue execution from the Freeze Peripherals dialog in MPLAB X IDE.				
VBUSON Pin				
PIC32MX devices feature a VBUSON pin for controlling the external transceiver power supply.	On PIC32MZ EF devices, the VBUSON pin is not available. A port pin can be used to achieve the same functionality.			

Section Name	Update Description			
37.0 "Electrical Characteristics"	The DC Characteristics: Operating Current (IDD) and Note 6 were updated (see Table 37-6).			
	The DC Characteristics: Idle Current (IIDLE) and Note 4 were updated (see Table 37-7).			
	Parameter DC40m and Note 5 in the DC Characteristics: Power-down Current (IPD) were updated (see Table 37-8).			
	Parameter DO50 (Cosco) was removed from the Capacitive Loading Requirements on Output Pins (see Table 37-16).			
	The Internal FRC Accuracy and Internal LPRC conditions were updated for 125°C (see Table 37-20 and Table 37-21).			
	Parameter SP15 and Note 5 of the SPIx Module Master Mode Timing Requirements were updated (see Table 37-30 and Table 37-31).			
	The Temperature Sensor Specifications were updated (see Table 37-41).			
38.0 "Extended Temperature Electrical Characteristics"	New chapter for Extended Temperature devices was added.			
39.0 "AC and DC Characteristics Graphs"	The Typical Temperature Sensor Voltage graph was updated (see Figure 39-7).			
40.0 "Packaging Information"	The package drawings and land pattern for the 64-Lead Plastic Quad Flat, No Lead Package (MR) were updated.			
Appendix A: "Migrating from PIC32MX5XX/6XX/7XX to PIC32MZ EF"	The Primary Oscillator Configuration section in the Oscillator Configuration Differences was updated (see Table A-1).			
Appendix B: "Migrating from PIC32MZ EC to PIC32MZ EF"	Boot Flashing aliasing was updated for PIC32MZ EF devices (see Table B-4).			

TABLE C-2: MAJOR SECTION UPDATES (CONTINUED)