

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	252MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP
Supplier Device Package	144-TQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efh144t-250i-ph

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

							,	
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	r-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	_	_	—	—
22.16	U-0	R-0	R-1	R-0	R-0	R-0	R-1	R/W-y
23.10	—	IPLW	<1:0>			MCU	ISAONEXC ⁽¹⁾	
15.0	R-y	R-y	R-1	R-1	R-1	R-1	U-0	R-1
10.0	ISA<1	1:0> ⁽¹⁾	ULRI	RXI	DSP2P	DSPP	—	ITL
7.0	U-0	R-1	R-1	R-0	R-1	U-0	U-0	R-0
7:0		VEIC	VINT	SP	CDMM	—		TL

REGISTER 3-3: CONFIG3: CONFIGURATION REGISTER 3; CP0 REGISTER 16, SELECT 3

Legend:	r = Reserved bit	y = Value set from Co	nfiguration bits on POR
R = Readable bit	W = Writable bit	U = Unimplemented b	vit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 **Reserved:** This bit is hardwired as '1' to indicate the presence of the Config4 register

- bit 30-23 Unimplemented: Read as '0'
- bit 22-21 **IPLW<1:0>:** Width of the Status IPL and Cause RIPL bits 01 = IPL and RIPL bits are 8-bits in width
- bit 20-18 **MMAR<2:0>:** microMIPS Architecture Revision Level bits 000 = Release 1
- bit 17 MCU: MIPS[®] MCU[™] ASE Implemented bit
 - 1 = MCU ASE is implemented
- bit 16 **ISAONEXC:** ISA on Exception bit⁽¹⁾ 1 = microMIPS is used on entrance to an exception vector 0 = MIPS32 ISA is used on entrance to an exception vector
- bit 15-14 **ISA<1:0>:** Instruction Set Availability bits⁽¹⁾ 11 = Both MIPS32 and microMIPS are implemented; microMIPS is used when coming out of reset
 - 10 = Both MIPS32 and microMIPS are implemented; MIPS32 ISA used when coming out of reset
- bit 13 ULRI: UserLocal Register Implemented bit
- 1 = UserLocal Coprocessor 0 register is implemented
- bit 12 RXI: RIE and XIE Implemented in PageGrain bit
- 1 = RIE and XIE bits are implemented
- bit 11 **DSP2P:** MIPS DSP ASE Revision 2 Presence bit 1 = DSP Revision 2 is present
- bit 10 **DSPP:** MIPS DSP ASE Presence bit
- 1 = DSP is present
- bit 9 Unimplemented: Read as '0'
- bit 8 ITL: Indicates that iFlowtrace[®] hardware is present
 - $1 = \text{The iFlowtrace}^{\mathbb{R}}$ is implemented in the core
- bit 7 Unimplemented: Read as '0'
- bit 6 **VEIC:** External Vector Interrupt Controller bit
 - 1 = Support for an external interrupt controller is implemented
- bit 5 **VINT:** Vector Interrupt bit
- 1 = Vector interrupts are implemented
- bit 4 SP: Small Page bit
- 0 = 4 KB page size
- bit 3 CDMM: Common Device Memory Map bit
- 1 = CDMM is implemented
- bit 2-1 Unimplemented: Read as '0'
- bit 0 **TL:** Trace Logic bit
 - 0 = Trace logic is not implemented

Note 1: These bits are set based on the value of the BOOTISA Configuration bit (DEVCFG0<6>).

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
31.24	CSEQ<15:8>											
00.40	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
23:16	CSEQ<7:0>											
45.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
15:8	TSEQ<15:8>											
7.0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P				
7:0		TSEQ<7:0>										

REGISTER 4-1: BFxSEQ3: BOOT FLASH 'x' SEQUENCE WORD 3 REGISTER ('x' = 1 AND 2)

Legend:		P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 CSEQ<15:0>: Boot Flash Complement Sequence Number bits

bit 15-0 **TSEQ<15:0>:** Boot Flash True Sequence Number bits

Note: The BFxSEQ0, BFxSEQ1, and BFxSEQ2 registers are used for Quad Word programming operation when programming the BFxSEQ3 registers, and do not contain any valid information.

TABLE 4-9: SYSTEM BUS TARGET 1 REGISTER MAP (CONTINUED)

ess											Bits								
Virtual Addre (BF8F_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
04E0		31:16		BASE<21:6>						xxxx									
04⊑0	SBITKEGS	15:0	BASE<5:0> PRI				—	—	xxxx										
94E0		31:16			_	_	-	_	-			_	_	_	—	-	—	—	xxxx
041 0	3BTIKD5	15:0		-	-	-	_	_	_			_	_	_	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
84E8	SBT1W/R5	31:16		_	-		_	-	_			_	—	—	—	_	—	—	xxxx
041.0	OBTIWI(5	15:0	_	—	—	—	—	—	—	—	—		—	—	GROUP3	GROUP2	GROUP1	GROUP0) xxxx
8500	SBT1REG6	31:16								BA	SE<21:6>								xxxx
0000	15				BA	SE<5:0>			PRI	—			SIZE<4:0	>		—	—	—	xxxx
8510	SBT1RD6	31:16	—	—	—	—	—	—	_	_	—		_	—		—	—	—	xxxx
	3510 3511(50	15:0	—	—	—	—	—	—	—	_	—	—		—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8518	SBT1WR6	31:16	—	—	—	—	—	—	—	_	—	—		—		—	—	—	XXXX
		15:0		—	—	—		—		—	_		—	—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8520	SBT1REG7	31:16							1	BA	SE<21:6>								XXXX
	-	15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>	1	—	—		XXXX
8530	SBT1RD7	31:16	—	—	_	_	—	_	—	_		—		—			—	—	XXXX
		15:0	—	—	—	—	—	_	—	_				—	GROUP3	GROUP2	GROUP1	GROUP0	xxxx
8538	SBT1WR7	31:16		—	_	—	—	—	—	-	—	—		—	-	—	—	—	XXXX
		15:0		—	—	—	—	—	_	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	XXXX
8540	SBT1REG8	31:16		BASE<21:6>				r		XXXX									
		15:0			BA	\SE<5:0>			PRI	_			SIZE<4:0	>	-	_			XXXX
8550	SBT1RD8	31:16	_		_	_				_					-	-	-	-	XXXX
	JU JBITRD8	15:0	_	_	_	_	_	_	_	_	_	_		_	GROUP3	GROUP2	GROUP1	GROUPO	XXXX
8558	SBT1WR8	31:16	_	_	_	_	—	—	_	_	_		_	_		-			XXXX
	58 SBI1WR8	15:0	—	—	—	—	-	—	—	—	—	—	—	—	GROUP3	GROUP2	GROUP1	GROUP0	/ XXXX

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note: For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

TABLE 10-3: DMA CHANNEL 0 THROUGH CHANNEL 7 REGISTER MAP (CONTINUED)

ess										Bit	s								
Virtual Addr (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1440		31:16	—		—		_	_		—		_			_		_	_	0000
1470		15:0								CHDPTR	<15:0>								0000
14B0	DCH5CSIZ	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0			1 1					CHCSIZ	<15:0>								0000
14C0	DCH5CPTR	31:16	_	_	—	_	-	_	_	-	-	—	_	_	—	_	_	_	0000
		15:0								CHCPIR	<15:0>								0000
14D0	DCH5DAT	31:16	—	_	—			_	_		-	—	_	_	—			_	0000
		15:0								CHPDAT	<15:0>								0000
14E0	DCH6CON	31:16				CHPIG	N<7:0>				-	-	-	-	_		-	—	0000
-		15:0	CHBUSY	_	CHPIGNEN	_	CHPAILEN	_	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDET	CHPR	l<1:0>	0000
14F0	DCH6ECON	31:16	_	_	_		-	_	_	—	OFODOF	CADODT							DDFF
		15:0				CHSIR	Q<7:0>				CFURCE	CABORT							FF00
1500	500 DCH6INT	15.0			-														0000
		31.16			_						CHODI	CHOTIN	CHIDDII	CHDHII	CLIPCII	CHOCH	UITAI	UNERI	0000
1510	DCH6SSA	15:0 CHSSA<31:0>								0000									
		31:16																	0000
1520	DCH6DSA	15:0								CHDSA<	<31:0>								0000
1520	DCUESSIZ	31:16	—	_	—	_		—	_	—	_	—	—	—	—	—	—	_	0000
1550	DCH033IZ	15:0						CHSSIZ<15:0>							0000				
15/0		31:16	—	—	—	_	_	_	_	_	_	_	_	_	_	—	_	_	0000
1340	DOI IODOIZ	15:0								CHDSIZ	<15:0>								0000
1550	DCH6SPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
1000	Denied III	15:0								CHSPTR	<15:0>								0000
1560	DCH6DPTR	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0								CHDPTR	<15:0>								0000
1570	DCH6CSIZ	31:16	—	—	—	_		—	—	—	_	—	—	—	—	—	_	_	0000
		15:0					1			CHCSIZ	<15:0>								0000
1580	DCH6CPTR	31:16	—	—	—	_		_	_	—	-	—	—	—	_		_	_	0000
		15:0								CHCPTR	<15:0>								0000
1590	DCH6DAT	31:16	—		—				_		-	_	_	_	_				0000
		15:0				011010	N 70			CHPDAI	<10:0>								0000
15A0	DCH7CON	31:16				CHPIG	N<7:0>										-	_	0000
		15:0	CHROSA				CHPAILEN	_	—	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	—	CHEDEI	CHPR	1<1:0>	0000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
31.24		—	—	—	—		—				
22.16	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
23.10	CHAIRQ<7:0> ⁽¹⁾										
15.0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
10.0				CHSIRQ	<7:0> ⁽¹⁾						
7.0	S-0	S-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0			
7.0	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN						

REGISTER 10-8: DCHxECON: DMA CHANNEL x EVENT CONTROL REGISTER

Legend:	S = Settable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

and set CHAIF flag

bit 31-24 Unimplemented: Read as '0'

bit 23-16	CHAIRQ<7:0>: Channel Transfer Abort IRQ bits ⁽¹⁾
	11111111 = Interrupt 255 will abort any transfers in progress
	•
	•
	•

00000001 = Interrupt 1 will abort any transfers in progress and set CHAIF flag 00000000 = Interrupt 0 will abort any transfers in progress and set CHAIF flag

bit 15-8 CHSIRQ<7:0>: Channel Transfer Start IRQ bits⁽¹⁾

11111111 = Interrupt 255 will initiate a DMA transfer

• 00000001 = Interrupt 1 will initiate a DMA transfer 00000000 = Interrupt 0 will initiate a DMA transfer

bit 7 CFORCE: DMA Forced Transfer bit

1 = A DMA transfer is forced to begin when this bit is written to a '1'

0 = This bit always reads '0'

bit 6 CABORT: DMA Abort Transfer bit

- 1 = A DMA transfer is aborted when this bit is written to a '1'
- 0 = This bit always reads '0'

bit 5 **PATEN:** Channel Pattern Match Abort Enable bit

- 1 = Abort transfer and clear CHEN on pattern match
- 0 = Pattern match is disabled
- bit 4 SIRQEN: Channel Start IRQ Enable bit
 - 1 = Start channel cell transfer if an interrupt matching CHSIRQ occurs
 - 0 = Interrupt number CHSIRQ is ignored and does not start a transfer
- bit 3 AIRQEN: Channel Abort IRQ Enable bit
 - 1 = Channel transfer is aborted if an interrupt matching CHAIRQ occurs
 - 0 = Interrupt number CHAIRQ is ignored and does not terminate a transfer
- bit 2-0 Unimplemented: Read as '0'
- Note 1: See Table 7-2: "Interrupt IRQ, Vector, and Bit Location" for the list of available interrupt IRQ sources.

REGISTER 11-9: USBIENCSR1: USB INDEXED ENDPOINT CONTROL STATUS REGISTER 1 (ENDPOINT 1-7) (CONTINUED)

bit 18 **OVERRUN:** Data Overrun Status bit (*Device mode*)

- 1 = An OUT packet cannot be loaded into the RX FIFO.
- 0 = Written by software to clear this bit

This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero.

ERROR: No Data Packet Received Status bit (Host mode)

- 1 = Three attempts have been made to receive a packet and no data packet has been received. An interrupt is generated.
- 0 = Written by the software to clear this bit.

This bit is only valid when the RX endpoint is operating in Bulk or Interrupt mode. In ISO mode, it always returns zero.

- bit 17 FIFOFULL: FIFO Full Status bit
 - 1 = No more packets can be loaded into the RX FIFO
 - 0 = The RX FIFO has at least one free space
- bit 16 RXPKTRDY: Data Packet Reception Status bit
 - 1 = A data packet has been received. An interrupt is generated.
 - 0 = Written by software to clear this bit when the packet has been unloaded from the RX FIFO.
- bit 15-11 MULT<4:0>: Multiplier Control bits

For Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints, multiplies TXMAXP by MULT+1 for the payload size.

For Bulk endpoints, MULT can be up to 32 and defines the number of "USB" packets of the specified payload into which a single data packet placed in the FIFO should be split, prior to transfer. The data packet is required to be an exact multiple of the payload specified by TXMAXP.

For Isochronous/Interrupts endpoints operating in Hi-Speed mode, MULT may be either 2 or 3 and specifies the maximum number of such transactions that can take place in a single microframe.

bit 10-0 RXMAXP<10:0>: Maximum RX Payload Per Transaction Control bits

This field sets the maximum payload (in bytes) transmitted in a single transaction. The value is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-Speed and Hi-Speed operations.

RXMAXP must be set to an even number of bytes for proper interrupt generation in DMA Mode 1.

	R	EGISTER								
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0		
31:24	—	—	—		RXSTATE<3:0>					
23:16	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x		
	—	—								
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
15:8	—	—		_	—			_		
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x		
7:0	RXCURBUFLEN<7:0>									

REGISTER 20-20: SQI1BDRXDSTAT: SQI BUFFER DESCRIPTOR DMA RECEIVE STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

- bit 28-25 **RXSTATE<3:0>:** Current DMA Receive State Status bits These bits provide information on the current DMA receive states.
- bit 24-21 Unimplemented: Read as '0'
- bit 20-16 **RXBUFCNT<4:0>:** DMA Buffer Byte Count Status bits These bits provide information on the internal FIFO space.
- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXCURBUFLEN<7:0>:** Current DMA Receive Buffer Length Status bits These bits provide the length of the current DMA receive buffer.

REGISTER 20-21: SQI1THR: SQI THRESHOLD CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_	_			THRES<4:0>		

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 THRES<4:0>: SQI Control Threshold Value bits

The SQI control threshold interrupt is asserted when the amount of space indicated by THRES<4:0> is available in the SQI control buffer.

REGISTE	R 21-2: I2CxSTAT: I ² C STATUS REGISTER (CONTINUED)
bit 5	 D_A: Data/Address bit (when operating as I²C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was device address Hardware clear at device address match. Hardware set by reception of slave byte.
bit 4	 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	 Start bit 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	 R_W: Read/Write Information bit (when operating as I²C slave) 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

22.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS60001107) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The UART module is one of the serial I/O modules available in the PIC32MZ EF family of devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN, and IrDA[®]. The module also supports the hardware flow control option, with UXCTS and UXRTS pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Hardware auto-baud feature
- Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 25 Mbps at 100 MHz (PBCLK2)
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- 8-level deep FIFO receive data buffer
- Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- · Separate transmit and receive interrupts
- Loopback mode for diagnostic support
- LIN Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 22-1 illustrates a simplified block diagram of the UART module.





Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	R/W-0, HC	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
23:16	RDSTART	—	—	—	—	—	DUALBUF	—
45.0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	—	SIDL	ADRML	JX<1:0>	PMPTTL	PTWREN	PTRDEN
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
7:0	CSF<	1:0> ⁽¹⁾	ALP ⁽¹⁾	CS2P ⁽¹⁾	CS1P ⁽¹⁾	_	WRSP	RDSP

REGISTER 23-1: PMCON: PARALLEL PORT CONTROL REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-24 Unimplemented: Read as '0'

bit 23 RDSTART: Start Read on PMP Bus bit This bit is cleared by hardware at the end of the read cycle. 1 = Start a read cycle on the PMP bus 0 = No effect
bit 22-18 Unimplemented: Read as '0'
bit 17 DUALBUF: Dual Read/Write Buffers enable bit

This bit is valid in Master mode only.

1 = PMP uses separate registers for reads and writes (PMRADDR, PMDATAIN, PMWADDR, PMDATAOUT)

0 = PMP uses legacy registers (PMADDR, PMDATA)

- bit 16 Unimplemented: Read as '0'
- bit 15 **ON:** Parallel Master Port Enable bit

1 = PMP is enabled

- 0 = PMP is disabled, no off-chip access performed
- bit 14 Unimplemented: Read as '0'
- bit 13 **SIDL:** Stop in Idle Mode bit
 - 1 = Discontinue module operation when device enters Idle mode
 - 0 = Continue module operation in Idle mode

bit 12-11 ADRMUX<1:0>: Address/Data Multiplexing Selection bits

- 11 = Lower 8 bits of address are multiplexed on PMD<15:0> pins; upper 8 bits are not used
- 10 = All 16 bits of address are multiplexed on PMD<15:0> pins
- 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper bits are on PMA<15:8>
- 00 = Address and data appear on separate pins
- bit 10 PMPTTL: PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffer
- bit 9 **PTWREN:** Write Enable Strobe Port Enable bit
 - 1 = PMWR/PMENB port is enabled
 - 0 = PMWR/PMENB port is disabled
- bit 8 **PTRDEN:** Read/Write Strobe Port Enable bit
 - 1 = PMRD/PMWR port is enabled
 - 0 = PMRD/PMWR port is disabled

Note 1: These bits have no effect when their corresponding pins are used as address lines.

28.1 **ADC Control Registers**

TABLE 28-1: ADC REGISTER MAP

ess										Bi	s								6
Virtual Addr (BF84_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
B000	ADCCON1	31:16	TRBEN	TRBERR	-	FRBMST<2:0:	>		TRBSLV<2:0:	,	FRACT	SELRE	S<1:0>		ST	RGSRC<4:0	>		0060
		15:0	ON	_	SIDL	AICPMPEN	CVDEN	FSSCLKEN	FSPBCLKEN	—	—		IRQVS<2:0>		STRGLVL		—		1000
B004	ADCCON2	31:16	BGVRRDY	REFFLT	EOSRDY	(CVDCPL<2:0	>					SAMC	<9:0>					0000
		15:0	BGVRIEN	REFFLTIEN	EOSIEN	ADCEIOVR	_		ADCEIS<2:0>	•	_			Α	DCDIV<6:0>				0000
B008	ADCCON3	31:16	ADCS	EL<1:0>		-	CONCLK	(DIV<5:0>			DIGEN7			DIGEN4	DIGEN3	DIGEN2	DIGEN1	DIGEN0	0000
		15:0	١	/REFSEL<2:0)>	TRGSUSP	UPDIEN	UPDRDY	SAMP	RQCNVRT	GLSWTRG	GSWTRG			ADINSE	L<5:0>	1		0000
B00C	ADCTRGMODE	31:16	i —			—	_	—	SH4AL	.T<1:0>	SH3AL	.T<1:0>	SH2AL	T<1:0>	SH1AL	T<1:0>	SH0AL	.T<1:0>	0000
		15:0	-	—	—	STRGEN4	STRGEN3	STRGEN2	STRGEN1	STRGEN0	—	—	—	SSAMPEN4	SSAMPEN3	SSAMPEN2	SSAMPEN1	SSAMPEN	0 000
B010	ADCIMCON1	31:16	DIFF15	SIGN15	DIFF14	SIGN14	DIFF13	SIGN13	DIFF12	SIGN12	DIFF11	SIGN11	DIFF10	SIGN10	DIFF9	SIGN9	DIFF8	SIGN8	0000
		15:0	DIFF7	SIGN7	DIFF6	SIGN6	DIFF5	SIGN5	DIFF4	SIGN4	DIFF3	SIGN3	DIFF2	SIGN2	DIFF1	SIGN1	DIFF0	SIGN0	0000
B014	ADCIMCON2	31:16	DIFF31 ⁽¹⁾	SIGN31 ⁽¹⁾	DIFF30 ⁽¹⁾	SIGN30 ⁽¹⁾	DIFF29 ⁽¹⁾	SIGN29 ⁽¹⁾	DIFF28 ⁽¹⁾	SIGN28 ⁽¹⁾	DIFF27 ⁽¹⁾	SIGN27 ⁽¹⁾	DIFF26 ⁽¹⁾	SIGN26 ⁽¹⁾	DIFF25 ⁽¹⁾	SIGN25 ⁽¹⁾	DIFF24 ⁽¹⁾	SIGN24 ⁽¹⁾	0000
		15:0	DIFF23 ⁽¹⁾	SIGN23 ⁽¹⁾	DIFF22 ⁽¹⁾	SIGN22 ⁽¹⁾	DIFF21 ⁽¹⁾	SIGN21 ⁽¹⁾	DIFF20 ⁽¹⁾	SIGN20 ⁽¹⁾	DIFF19 ⁽¹⁾	SIGN19 ⁽¹⁾	DIFF18	SIGN18	DIFF17	SIGN17	DIFF16	SIGN16	0000
B018	ADCIMCON3	31:16	6 — (0)	- (0)	- (0)	- (0)	- (0)	- (2)	DIFF44	SIGN44	DIFF43	SIGN43	DIFF42 ⁽²⁾	SIGN42 ⁽²⁾	DIFF41 ⁽²⁾	SIGN41 ⁽²⁾	DIFF40 ⁽²⁾	SIGN40 ⁽²⁾	0000
		15:0	DIFF39 ⁽²⁾	SIGN39 ⁽²⁾	DIFF38 ⁽²⁾	SIGN38 ⁽²⁾	DIFF37(2)	SIGN37 ⁽²⁾	DIFF36 ⁽²⁾	SIGN36 ⁽²⁾	DIFF35 ⁽²⁾	SIGN35 ⁽²⁾	DIFF34 ⁽¹⁾	SIGN34 ⁽¹⁾	DIFF33 ⁽¹⁾	SIGN33 ⁽¹⁾	DIFF32 ⁽¹⁾	SIGN32 ⁽¹⁾	0000
B020	ADCGIRQEN1	31:16	AGIEN31(1)	AGIEN30(1)	AGIEN29(1)	AGIEN28(1)	AGIEN27(1)	AGIEN26(1)	AGIEN25(1)	AGIEN24(1)	AGIEN23(1)	AGIEN22(1)	AGIEN21(1)	AGIEN20(1)	AGIEN19(1)	AGIEN18	AGIEN17	AGIEN16	0000
		15:0	AGIEN15	AGIEN14	AGIEN13	AGIEN12	AGIEN11	AGIEN10	AGIEN9	AGIEN8	AGIEN7	AGIEN6	AGIEN5	AGIEN4	AGIEN3	AGIEN2	AGIEN1	AGIEN0	0000
B024	ADCGIRQEN2	31:16	5 —	_	_	-	-	-	-	-	-			-		-	-	-	0000
Daga	100000	15:0	-	-	-	AGIEN44	AGIEN43	AGIEN42(2)	AGIEN41(2)	AGIEN40(2)	AGIEN39(2)	AGIEN38(2)	AGIEN37(2)	AGIEN36(2)	AGIEN35(2)	AGIEN34	AGIEN33()	AGIEN32	,0000
B028	ADCCSS1	31:16	00045	00011	CSS29(1)	CSS28(*)	CSS2/0	CSS26(1)	CSS25(1)	CSS24(1)	0007	CSS22 ⁽¹⁾	CSS210	CSS20(1)	CSS19 ⁽¹⁾	CSS18	0001	CSS16	0000
Dago	100000	15:0	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0	0000
B02C	ADCCSS2	31:16) —	_	_	-	-	-	-	-	-		-	— (2)	-	-	-	-	0000
DODO		15:0		(1)	(1)	CSS44	CSS43		LSS41(-)		LSS39(=)	LSS38-7		ADDV20(1)		ADDV40	00033 ⁽¹⁾	00032 ⁽¹⁾	0000
Б030	ADCDSTATT	15:0		ARD 130 /	ARD129'	ARD126' /		ARD126'	ARD125'	ARD124	ARD123'	ARD1221	ARDIZIV	ARDY20'	ARDT 19'	ARDTIS			0000
B034	ΔΟΟΟSΤΔΤ2	31.16	ARDITS	AND 114	AILDT 13	ANDTIZ			ARD19	ARDTO	ANDTI	ARDTO	ARDIS	ARD14	ARD13	ARDIZ		AILDTO	0000
0004	ADODOTATZ	15.0) 0000
B038	ADCCMPEN1	31.16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29(1)	CMPE28 ⁽¹⁾	CMPE27(1)	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPF24(1)	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20(1)	CMPF19(1)	CMPE18	CMPE17	CMPE16	0000
2000		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000
B03C	ADCCMP1	31:16	0	0	0	0 2.12	0	0	0 20	DCMPH	<15:0>	0111 20	0 20	0.111 2.1	0.000 200	01111 22	0.1.1 2.1	0	0000
		15:0								DCMPLO)<15:0>								0000
B040	ADCCMPEN2	31:16	CMPE31 ⁽¹⁾	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21 ⁽¹⁾	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	0000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000
B044	ADCCMP2	31:16	3	1	1	1	1		1	DCMPH	l<15:0>	1		1	1	1	1		0000
		15:0	1							DCMPLC)<15:0>								0000
B048	ADCCMPEN3	31:16	CMPE31(1)	CMPE30 ⁽¹⁾	CMPE29 ⁽¹⁾	CMPE28 ⁽¹⁾	CMPE27 ⁽¹⁾	CMPE26 ⁽¹⁾	CMPE25 ⁽¹⁾	CMPE24 ⁽¹⁾	CMPE23 ⁽¹⁾	CMPE22 ⁽¹⁾	CMPE21(1)	CMPE20 ⁽¹⁾	CMPE19 ⁽¹⁾	CMPE18	CMPE17	CMPE16	0000
		15:0	CMPE15	CMPE14	CMPE13	CMPE12	CMPE11	CMPE10	CMPE9	CMPE8	CMPE7	CMPE6	CMPE5	CMPE4	CMPE3	CMPE2	CMPE1	CMPE0	0000
Note	4. This hit		inter in mot o	voilable on 64	nin dovices				•	•				•		•	•		

1: 2: 3:

This bit or register is not available on 64-pin and 100-pin devices. Before enabling the ADC, the user application must initialize the ADC calibration values by copying them from the factory-programmed DEVADCx Flash registers into the corresponding ADCxCFG registers.

REGISTER 28-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1 (CONTINUED)

bit 4 SIGN2: AN2 Signed Data Mode bit 1 = AN2 is using Signed Data mode 0 = AN2 is using Unsigned Data mode bit 3 DIFF1: AN1 Mode bit 1 = AN1 is using Differential mode 0 = AN1 is using Single-ended mode bit 2 SIGN1: AN1 Signed Data Mode bit 1 = AN1 is using Signed Data mode 0 = AN1 is using Unsigned Data mode bit 1 DIFF0: AN0 Mode bit 1 = AN0 is using Differential mode 0 = AN0 is using Single-ended mode SIGNO: ANO Signed Data Mode bit bit 0 1 = AN0 is using Signed Data mode 0 = AN0 is using Unsigned Data mode

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—		Т	RGSRC7<4:0)>	
23:16	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	TRGSRC6<4:0>				
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—		Т	RGSRC5<4:0)>	
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_			Т	RGSRC4<4:0)>	

REGISTER 28-18: ADCTRG2: ADC TRIGGER SOURCE 2 REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

bit 28-24 TRGSRC7<4:0>: Trigger Source for Conversion of Analog Input AN7 Select bits

```
11111 = Reserved

.

01101 = Reserved

01100 = Comparator 2 (COUT)

01011 = Comparator 1 (COUT)

01010 = OCMP5

01001 = OCMP3

01000 = OCMP1

00111 = TMR5 match

00101 = TMR1 match

00101 = TMR1 match

00100 = INT0 External interrupt

00011 = STRIG

00010 = Global level software trigger (GLSWTRG)

00001 = Global software edge Trigger (GSWTRG)

00000 = No Trigger
```

For STRIG, in addition to setting the trigger, it also requires programming of the STRGSRC<4:0> bits (ADCCON1<20:16>) to select the trigger source, and requires the appropriate CSS bits to be set in the ADCCSS*x* registers.

- bit 23-21 Unimplemented: Read as '0'
- bit 20-16 **TRGSRC6<4:0>:** Trigger Source for Conversion of Analog Input AN6 Select bits See bits 28-24 for bit value definitions.
- bit 15-13 Unimplemented: Read as '0'
- bit 12-8 **TRGSRC5<4:0>:** Trigger Source for Conversion of Analog Input AN5 Select bits See bits 28-24 for bit value definitions.
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **TRGSRC4<4:0>:** Trigger Source for Conversion of Analog Input AN4 Select bits See bits 28-24 for bit value definitions.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
21.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
31.24	FLTEN23	MSEL23<1:0>			FSEL23<4:0>				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
23.10	FLTEN22	MSEL22<1:0>		FSEL22<4:0>					
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
15.6	FLTEN21	MSEL2	21<1:0>		F	SEL21<4:0>			
7:0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	FLTEN20	MSEL2	20<1:0>		F	SEL20<4:0>			

REGISTER 29-15: CIFLTCON5: CAN FILTER CONTROL REGISTER 5

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31	FLTEN23: Filter 23 Enable bit
	1 = Filter is enabled
bit 30-29	MSEL23<1:0>: Filter 23 Mask Select bits
	11 = Acceptance Mask 3 selected
	01 = Acceptance Mask 2 selected
	00 = Acceptance Mask 0 selected
bit 28-24	FSEL23<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	00000 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
bit 23	FLTEN22: Filter 22 Enable bit
	1 = Filter is enabled 0 = Filter is disabled
bit 22-21	MSEL22<1:0>: Filter 22 Mask Select bits
	11 = Acceptance Mask 3 selected
	10 = Acceptance Mask 2 selected
	00 = Acceptance Mask 1 selected
bit 20-16	FSEL22<4:0>: FIFO Selection bits
	11111 = Message matching filter is stored in FIFO buffer 31
	11110 = Message matching filter is stored in FIFO buffer 30
	•
	•
	•
	00001 = Message matching filter is stored in FIFO buffer 1 00000 = Message matching filter is stored in FIFO buffer 0
Note:	The bits in this register can only be modified if the corresponding filter enable (FLTENn) bit is '0'.

DS60001320D-page 510

REGISTE	EGISTER 30-31: EMAC1MCFG: ETHERNET CONTROLLER MAC MII MANAGEMENT										
	CONFIGURATION REGISTER										
Di+	D''		D ''	D.1	D.1	i.	D''				

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	_	—	_	—	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—		—	—	—	-
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	RESETMGMT	_	—		—	—	—	-
7.0	U-0	U-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0		_		CLKSEI	NOPRE	SCANINC		

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

- bit 15 **RESETMGMT:** Test Reset MII Management bit 1 = Reset the MII Management module 0 = Normal Operation
- bit 14-6 Unimplemented: Read as '0'

bit 1 NOPRE: Suppress Preamble bit

- 1 = The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble
- 0 = Normal read/write cycles are performed

bit 0 SCANINC: Scan Increment bit

- 1 = The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR<PHYADDR>
- 0 = Continuous reads of the same PHY
- **Note 1:** Table 30-7 provides a description of the clock divider encoding.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

TABLE 30-7: MIIM CLOCK SELECTION

MIIM Clock Select	EMAC1MCFG<5:2>
TPBCLK5 divided by 4	000x
TPBCLK5 divided by 6	0010
TPBCLK5 divided by 8	0011
TPBCLK5 divided by 10	0100
TPBCLK5 divided by 14	0101
TPBCLK5 divided by 20	0110
TPBCLK5 divided by 28	0111
TPBCLK5 divided by 40	1000
TPBCLK5 divided by 48	1001
TPBCLK5 divided by 50	1010
Undefined	Any other combination

bit 5-2 **CLKSEL<3:0>:** MII Management Clock Select 1 bits⁽¹⁾ These bits are used by the clock divide logic in creating the MII Management Clock (MDC), which the IEEE 802.3 Specification defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz.

31.0 COMPARATOR

Note: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Comparator" (DS60001110) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

The Analog Comparator module consists of two comparators that can be configured in a variety of ways.

The following are key features of the Analog Comparator module:

- Differential inputs
- Rail-to-rail operation
- Selectable output polarity
- Selectable inputs:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference
 - Comparator voltage reference (CVREF)
- Selectable interrupt generation

A block diagram of the comparator module is illustrated in Figure 31-1.



FIGURE 31-1: COMPARATOR BLOCK DIAGRAM



FIGURE 37-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 37-32: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time (Note 3)	Тscк/2	—		ns	—	
SP71	TscH	SCKx Input High Time (Note 3)	Тscк/2	—		ns	—	
SP72	TscF	SCKx Input Fall Time	_	—	_	ns	See parameter DO32	
SP73	TscR	SCKx Input Rise Time				ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	—	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	—	—	—	ns	See parameter DO31	
SP35	TSCH2DOV,	SDOx Data Output Valid after			7	ns	VDD > 2.7V	
	TscL2doV	SCKx Edge	—	—	10	ns	VDD < 2.7V	
SP40	TDIV2sCH, TDIV2sCL	Setup Time of SDIx Data Input to SCKx Edge	5	—	_	ns	_	
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	5	—	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx \uparrow or SCKx Input	88	—	—	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance (Note 3)	2.5	_	12	ns	_	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	10	_		ns		

Note 1: These parameters are characterized, but not tested in manufacturing.

2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCKx is 20 ns.

4: Assumes 30 pF load on all SPIx pins.

	I TPBCLK2 I TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2	TPBCLK2
PBCLK2		 _//	ا ہ	 //		/	
PMA <x:0></x:0>	<u> </u>	↓↓ 	Address				
		⊢ PM2 + PM3	·				
PMD <x:0></x:0>		Address<7:0>	>¥	/ \	Data	/	
			י ל	✓ PM	112	< PM13 -►	
PMRD_		↓		I			
PMWR _		 	ا ا	· /	< PM11 -►		, I
	I I	← PM1 →	ļ	I	I		
PMALL/PMALH	<u> </u>	<u> </u>					
PMCSx	I I/	<u>}</u> }					
			•	•			•

FIGURE 37-23: PARALLEL MASTER PORT WRITE TIMING DIAGRAM

TABLE 37-44: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Тур.	Max.	Units	Conditions
PM11	Twr	PMWR Pulse Width	—	1 TPBCLK2			
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	—	2 TPBCLK2	—	_	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	—	1 TPBCLK2	_		_

Note 1: These parameters are characterized, but not tested in manufacturing.

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature						
Flash Programming							
	The op codes for programming the Flash memory have been changed to accommodate the new quad-word programming and dual-panel features. The row size has changed to 2 KB (512 IW) from 128 IW. The page size has changed to 16 KB (4K IW) from 4 KB (1K IW). Note that the NVMOP register is now protected, and requires the WREN bit be set to enable modification.						
NVMOP<3:0> (NVMCON<3:0>)	NVMOP<3:0> (NVMCON<3:0>)						
1111 = Reserved	1111 = Reserved						
•	•						
0111 = Reserved	1000 = Reserved						
0110 = No operation	0111 = Program erase operation						
0101 = Program Flash (PFM) erase operation	0110 = Upper program Flash memory erase operation						
0100 = Page erase operation	0101 = Lower program Flash memory erase operation						
0011 = Row program operation	0100 = Page erase operation						
0010 = No operation	0011 = Row program operation						
0001 = Word program operation	0010 = Quad Word (128-bit) program operation						
0000 = No operation	0001 = Word program operation						
	0000 = No operation						
PIC32MX devices feature a single NVMDATA register for word	On PIC32MZ EF devices, to support quad word programming,						
programming.	the NVMDATA register has been expanded to four words.						
NVMDATA	NVMDATA x , where 'x' = 0 through 3						
Flash Endurand	ce and Retention						
PIC32MX devices support Flash endurance and retention of up to 20K E/W cycles and 20 years.	On PIC32MZ EF devices, ECC must be enabled to support the same endurance and retention as PIC32MX devices.						
Configuration Words							
On PIC32MX devices, Configuration Words can be programmed with Word or Row program operation.	On PIC32MZ EF devices, all Configuration Words must be programmed with Quad Word or Row Program operations.						
Configuration W	ords Reserved Bit						
On PIC32MX devices, the DEVCFG0<15> bit is Reserved and must be programmed to '0'.	On PIC32MZ EF devices, this bit is DEVSIGN0<31> .						

TABLE A-9: FLASH PROGRAMMING DIFFERENCES (CONTINUED)

A.10 Package Differences

In general, PIC32MZ EF devices are mostly pin compatible with PIC32MX5XX/6XX/7XX devices; however, some pins are not. In particular, the VDD and Vss pins have been added and moved to different pins. In addition, I/O functions that were on fixed pins now will largely be on remappable pins.

TABLE A-11: PACKAGE DIFFERENCES

FIG52WZ EF Fealule
P Pin
On PIC32MZ EF devices, this requirement has been removed.
No VCAP pin.
I Vss Pins
There are more VDD pins on PIC32MZ EF devices, and many are located on different pins.
VDD on 64-pin packages: 8, 26, 39, 54, 60 VDD on 100-pin packages: 14, 37, 46, 62, 74, 83, 93
There are more Vss pins on PIC32MZ EF devices, and many are located on different pins.
Vss on 64-pin packages: 7, 25, 35, 40, 55, 59 Vss on 100-pin packages: 13, 36, 45, 53, 63, 75, 84, 92
/O Pins
Peripheral functions on PIC32MZ EF devices are now routed through a PPS module, which routes the signals to the desired pins. When migrating software, it is necessary to initialize the PPS I/O functions in order to get the signal to and from the correct pin.
 PPS functionality for the following peripherals: CAN UART SPI (except SCK) Input Capture Output Compare External Interrupt (except INT0) Timer Clocks (except Timer1)