

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	46
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 24x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efm064-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber				
Pin Name	64-pin QFN/ TQFP	100-pin TQFP	124-pin VTLA	144-pin TQFP/ LQFP	Pin Type	Buffer Type	Description
					PO	RTK	
RK0	—	—	—	19	I/O	ST	PORTK is a bidirectional I/O port
RK1	—	—	—	51	I/O	ST	
RK2	—	—	—	52	I/O	ST	
RK3	—	—	—	53	I/O	ST	
RK4	—	—	—	92	I/O	ST	
RK5	—	—	—	93	I/O	ST	
RK6	—	—	—	94	I/O	ST	
RK7	—	—	—	126	I/O	ST	
Legend:	CMOS = CI	MOS-comp	atible input	or output		Analog =	Analog input P = Power

TABLE 1-6: PORTA THROUGH PORTK PINOUT I/O DESCRIPTIONS (CONTINUED)

d: CMOS = CMOS-compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = Transistor-transistor Logic input buffer Analog = Analog input O = Output PPS = Peripheral Pin Select P = Power I = Input

i – mput

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	-	—	—	—	—			—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	_			_
15.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
10.0	-	—	—	—	—			—
7.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
7.0				FCC<	7:0>			

REGISTER 3-7: FCCR: FLOATING POINT CONDITION CODES REGISTER; CP1 REGISTER 25

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

bit 7-0 **FCC<7:0>:** Floating Point Condition Code bits These bits record the results of floating point compares and are tested for floating point conditional branches and conditional moves.

TABLE 7-3: INTERRUPT REGISTER MAP (CONTINUED)

ress f)		e	Bits																
Virtual Add (BF81 #	Register Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0750		31:16		—	—	—	_	—	—	—	—	_	_	_	—	_	VOFF<1	7:16>	0000
0720	0FF100	15:0								VOFF<15:1>	•							—	0000
07E4	OFF169	31:16	_	_	—	_	—	—	—	-	—	_	—	_	—	_	VOFF<1	7:16>	0000
072	011100	15:0								VOFF<15:1>	•							—	0000
07E8	OFF170	31:16	_	—	—	—	—	—	—	—	—	_	—	_	—	—	VOFF<1	7:16>	0000
		15:0								VOFF<15:1>								—	0000
07EC	OFF171	31:16	_	—	—	—	_	—	—	-	—	—	—	—	_	—	VOFF<1	7:16>	0000
		15:0								VOFF<15:1>									0000
07F0	OFF172	31:16		_				_	—		—		_	_		_	VOFF<1	7:16>	0000
		15:0		i	i		i	i	i	VOFF<15:1>		i	i		i	i			0000
07F4	OFF173	15.0	_	_	_	_	_	_	_	VOEE<15:1>	_	_	_	_	_	_	VOFFKI	7.10>	0000
		31.16							_								VOFF<1	7:16>	0000
07F8	OFF174	15:0								VOFF<15:1>								_	0000
		31:16		_	_	_	_	_	_	_	_		_	_	_	_	VOFF<1	7:16>	0000
07FC	OFF175	15:0								VOFF<15:1>								_	0000
		31:16	_	—	_	_	_	_	—	—	—	_	—	_	_	—	VOFF<1	7:16>	0000
0800	OFF176**	15:0		•			•	•	•	VOFF<15:1>			•			•		—	0000
0804	055177(2)	31:16		—	_	_	_	_	—	_	—	_	—	_	_	—	VOFF<1	7:16>	0000
0604		15:0		-					-	VOFF<15:1>		-	-			-	-	—	0000
0808	OFF178(2)	31:16		—	—	_	_	—	—	-	—	_		_	—	—	VOFF<1	7:16>	0000
0000		15:0								VOFF<15:1>								—	0000
0800	OFF179	31:16	_	—	—	_	—	—	—	—	—	—	—	_	—	—	VOFF<1	7:16>	0000
		15:0								VOFF<15:1>								—	0000
0810	OFF180	31:16	_	—	—	—	_	—	—	-	—	—	—	—	_	—	VOFF<1	7:16>	0000
		15:0								VOFF<15:1>							1/055	-	0000
0814	OFF181	31:16	—	—	—	—	—	—	—		—	—	—	—	—	—	VOFF<1	/:16>	0000
		15:0								VUFF<15:1>	•							7:16	0000
0818	OFF182	15.0	_	_	_	_	_	_	_		_		_	—	_	_	VOFF<1	<	0000
	ndi u -	15.0	n value on F	Posot:	aimplomente	h road as 'o	' Reset value	s are shown i	n hovadocima	VUFF<13.12	•							_	0000

All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Note 1: **Registers**" for more information. This bit or register is not available on 64-pin devices.

2:

3: This bit or register is not available on devices without a CAN module.

4: This bit or register is not available on 100-pin devices.

5: Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.

6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.

7: This bit or register is not available on devices without a Crypto module.

This bit or register is not available on 124-pin devices. 8:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
31:24	—	—	—		—	F	RCDIV<2:0>	
22.10	R/W-0	U-0	R/W-y	U-0	U-0	U-0	U-0	U-0
23.10	DRMEN	—	SLP2SPD ⁽¹⁾	_	—	_	—	—
45.0	U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
15:8	—		COSC<2:0>		—		NOSC<2:0>	
7.0	R/W-0	U-0	U-0	R/W-0	R/W-0, HS	U-0	R/W-y	R/W-y
7:0	CLKLOCK	_	_	SLPEN	CF		SOSCEN	OSWEN ⁽¹⁾

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

Legend:	y = Value set from Config	uration bits on POR	HS = Hardware Set
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-27 Unimplemented: Read as '0'

- bit 26-24 FRCDIV<2:0>: Internal Fast RC (FRC) Oscillator Clock Divider bits
 - 111 = FRC divided by 256 110 = FRC divided by 64
 - 101 = FRC divided by 32
 - 100 = FRC divided by 16
 - 011 = FRC divided by 8
 - 010 = FRC divided by 4
 - 001 = FRC divided by 2
 - 000 = FRC divided by 1 (default setting)
- bit 23 **DRMEN:** Dream Mode Enable bit
 - 1 = Dream mode is enabled
 - 0 = Dream mode is disabled
- bit 22 Unimplemented: Read as '0'
- bit 21 SLP2SPD: Sleep 2-speed Startup Control bit⁽¹⁾
 - 1 = Use FRC as SYSCLK until selected clock is ready
 - 0 = Use the selected clock directly
- bit 20-15 Unimplemented: Read as '0'
- bit 14-12 COSC<2:0>: Current Oscillator Selection bits
 - 111 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV)
 - 110 = Back-up Fast RC (BFRC) Oscillator
 - 101 = Internal Low-Power RC (LPRC) Oscillator
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Reserved
 - 010 = Primary Oscillator (Posc) (HS or EC)
 - 001 = System PLL (SPLL)
 - 000 = Internal Fast RC (FRC) Oscillator divided by FRCDIV<2:0> bits (FRCDIV)
- bit 11 Unimplemented: Read as '0'
- **Note 1:** The reset value for this bit depends on the setting of the IESO bit (DEVCFG1<7>). When IESO = 1, the reset value is '1'. When IESO = 0, the reset value is '0'.
- Note: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillators with Enhanced PLL" (DS60001250) in the "PIC32 Family Reference Manual" for details.

TABLE 11-1: USB REGISTER MAP 1 (CONTINUED)

ŝŝ			Bits																
Virtual Addres (BF8E_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2240	USB	31:16	—	—	—	—	—	—	—	—	EP7TXD	EP6TXD	EP5TXD	EP4TXD	EP3TXD	EP2TXD	EP1TXD	—	0000
3340	DPBFD	15:0	_	—	_	—	—	—	—	—	EP7RXD	EP6RXD	EP5RXD	EP4RXD	EP3RXD	EP2RXD	EP1RXD	—	0000
2244	USB	31:16								THF	ISRTN<15:0>	•							05E6
3344	TMCON1	15:0								TI	JCH<15:0>								4074
2249	USB	31:16	_	—	_		_	_		_	_		—		-		_		0000
3340	TMCON2	15:0	_	—	_		_	_		_	_		—			THSBT<3	3:0>		0000
		21.16			LPM	LPM			DMOTIE					LPMNAK ⁽¹⁾	LPME	N<1:0>			0000
3360	USB LPMR1	51.10			ERRIE	RESIE								(2)	(2)	(2)	LEIMINES		0000
		15:0		ENDPOINT	「<3:0>		_	_		RMTWAK		HIRI	D<3:0>			LNKSTATE	<3:0>		0000
		31:16	_	—	_		_	_		_	-		—		-		_		0000
3364	USB LPMR2	15:0	_			LP	MFADDR<6:	0>			_	_	LPMERR ⁽¹⁾	LPMRES	LPMNC	LPMACK	LPMNY	LPMST	0000

x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

Note 1: Device mode.

2: Host mode.

3:

Definition for Endpoint 0 (ENDPOINT<3:0> (USBCSR<19:16>) = 0). Definition for Endpoints 1-7 (ENDPOINT<3:0> (USBCSR<19:16>) = 1 through 7). 4:

TABLE 11-2: USB REGISTER MAP 2

ş				Bits															
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16			—	—	—	USBIF	USBRF	USBWKUP	—	—	—	—	_	—	—	_	0100
4000	CRCON	15:0	_	_	_	_	_	_	USB IDOVEN	USB IDVAL	PHYIDEN	VBUS MONEN	ASVAL MONEN	BSVAL MONEN	SEND MONEN	USBIE	USBRIE	USB WKUPEN	8000

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

REGISTER 13-1: T1CON: TYPE A TIMER CONTROL REGISTER (CONTINUED)

- bit 2
 TSYNC: Timer External Clock Input Synchronization Selection bit

 When TCS = 1:
 1 = External clock input is synchronized

 0 = External clock input is not synchronized
 When TCS = 0:

 When TCS = 0:
 This bit is ignored.

 bit 1
 TCS: Timer Clock Source Select bit
- 1 = External clock from T1CKI pin 0 = Internal peripheral clock
- bit 0 Unimplemented: Read as '0'

14.2 Timer2-Timer9 Control Registers

TABLE 14-1: TIMER2 THROUGH TIMER9 REGISTER MAP

ess			Bits																
Virtual Addr (BF84_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TOCON	31:16	-	-	_	-	—	-	—	-	_	_		-	_	-	-	-	0000
0200	1200N	15:0	ON	_	SIDL	—	_	_	_	—	TGATE	-	TCKPS<2:0	>	T32	—	TCS	_	0000
0010	тиро	31:16	_	_	_	—	_	_	_	—	_	_	_	_		—	—	_	0000
0210	TIVIRZ	15:0								TMR2	<15:0>								0000
0220	002	31:16	—	—	_	—	—	—	_	—	—	—	—	—	_	—	—	—	0000
0220	FR2	15:0								PR2<	:15:0>								FFFF
0400		31:16		_	_	_	_	_	_	_	_		_		_	_	_	_	0000
0400	13001	15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0	>	_	_	TCS	_	0000
0410	TMP3	31:16		_	_	—	—	—	_	—	—		—		_	—	_	—	0000
0410	TIVING	15:0								TMR3	<15:0>								0000
0420	DB3	31:16		_	_	—	—	—	_	—	—		—		_	—	_	—	0000
0420	FKJ	15:0								PR3<	:15:0>								FFFF
0600		31:16		_	_	—	—	—	_	—	—		—		_	—	_	—	0000
0000	14000	15:0	ON	_	SIDL	_	—	_		_	TGATE		TCKPS<2:0	>	T32	_	TCS	_	0000
0610	TMRA	31:16	-	—	—	—	—	—	—	—	—	—	—	-	—	—	—	—	0000
0010	TIVIT	15:0		-		-		-		TMR4	<15:0>					-	-		0000
0620	PR4	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0020	1114	15:0								PR4<	:15:0>								FFFF
0800		31:16	_	—	—	—		—	—	—	—	_	—	—	—	—	—	—	0000
0000	13000	15:0	ON	—	SIDL	—			—	—	TGATE		TCKPS<2:0	>	—	—	TCS	—	0000
0810	TMR5	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0010	TIMILO	15:0								TMR5	<15:0>								0000
0820	PR5	31:16	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0020	1110	15:0		•		-				PR5<	:15:0>					-		•	FFFF
0400	TECON	31:16	-	—	—	—	—	—	—	-	—	_	—	—	—	—	—	—	0000
0/100	10001	15:0	ON	—	SIDL	—	—	—	—	—	TGATE		TCKPS<2:0	>	T32	—	TCS	—	0000
0A10	TMR6	31:16	_	—	—	—	—	—		—	—	—	—	—	—	—	—	—	0000
0/110	111110	15:0		•		-				TMR6	<15:0>					-		•	0000
0A20	PR6	31:16	_	—	—	—	—	—		—	—	—	—	—	—	—	—	—	0000
0, 20		15:0								PR6<	:15:0>								FFFF
0000	T7CON	31:16	—	—	—	—	_	_	_	—	-	—	—	—	—	—	—		0000
		15:0	ON	—	SIDL	—	—	—	—	—	TGATE		TCKPS<2:0	>	—	—	TCS	—	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

	R	EGISTER						
Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	U-0	U-0	U-0	R-x	R-x	R-x	R-x	U-0
31:24	—	—	—		RXSTA	TE<3:0>		—
22.16	U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
23.10	—	—			R	XBUFCNT<4:)>	
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—		_	—			_
7.0	R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
7:0				RXCURBUF	LEN<7:0>			

REGISTER 20-20: SQI1BDRXDSTAT: SQI BUFFER DESCRIPTOR DMA RECEIVE STATUS REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Unimplemented: Read as '0'

- bit 28-25 **RXSTATE<3:0>:** Current DMA Receive State Status bits These bits provide information on the current DMA receive states.
- bit 24-21 Unimplemented: Read as '0'
- bit 20-16 **RXBUFCNT<4:0>:** DMA Buffer Byte Count Status bits These bits provide information on the internal FIFO space.
- bit 15-8 Unimplemented: Read as '0'
- bit 7-0 **RXCURBUFLEN<7:0>:** Current DMA Receive Buffer Length Status bits These bits provide the length of the current DMA receive buffer.

REGISTER 20-21: SQI1THR: SQI THRESHOLD CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10		—	—	—	—	—	—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		_	_			THRES<4:0>		

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-5 Unimplemented: Read as '0'

bit 4-0 THRES<4:0>: SQI Control Threshold Value bits

The SQI control threshold interrupt is asserted when the amount of space indicated by THRES<4:0> is available in the SQI control buffer.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	—	—	—
45.0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	CLKINDLY<5:0>					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0		DATAOUT	DLY<3:0>		CLKOUTDLY<3:0>			

REGISTER 20-23: SQI1TAPCON: SQI TAP CONTROL REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-14 Unimplemented: Read as '0'

bit 13-8 CLKINDLY<5:0>: SQI Clock Input Delay bits
These bits are used to add fractional delays to SQI Clock Input while sampling the incoming data.
111111 = 64 taps added on clock input
111110 = 63 taps added on clock input
•

.

000001 = 2 taps added on clock input 000000 = 1 tap added on clock input

bit 7-4 DATAOUTDLY<3:0>: SQI Data Output Delay bits

These bits are used to add fractional delays to SQI Data Output while writing the data to the Flash. 1111 = 16 taps added on clock output

- 1110 = 15 taps added on clock output
- •

•

0001 = 2 taps added on clock output 0000 = 1 tap added on clock output

bit 3-0 CLKOUTDLY<3:0>: SQI Clock Output Delay bits

These bits are used to add fractional delays to SQI Clock Output while writing the data to the Flash.

1111 = 16 taps added on clock output

- 1110 = 15 taps added on clock output
- •

•

- 0001 = 2 taps added on clock output
- 0000 = 1 tap added on clock output

TABLE 21-1: I2C1 THROUGH I2C5 REGISTER MAP (CONTINUED)

sse										В	ts								
Virtual Addr (BF82_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0420	IDCOMER	31:16	_		_	_			_			_	—	—		_			0000
0430	IZCONOR	15:0	—	_	_	_							Address Ma	ask Registe	r				0000
0440	12C3BRG	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
0.10	.2005.10	15:0							Bau	d Rate Ger	erator Reg	ister							0000
0450	I2C3TRN	31:16	_	—		—	_	_	_	_	—	—	—	-	-	—	—	—	0000
-		15:0	—	_		_	—	_	_	_		1		Iransmit	Register				0000
0460	I2C3RCV	31:16	_	_		_	_		_	_	_		_	- Dessive	—	_	_	_	0000
		15:0		_		_	_		_			DOIE		Receive	Register	CRODE			0000
0600	I2C4CON	15.0					STRICT			SMENI					SDARI PCEN	DEN		SEN	1000
		31.16											ACKD1	ACKEN					0000
0610	I2C4STAT	15:0	ACKSTAT	TRSTAT	ACKTIM	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0620	I2C4ADD	15:0		_	_	_	_	_					Address	Register					0000
0620		31:16	_	_	_	_	_	-	_	_	_	_	—	_	_	—	_	—	0000
0630	12041VISK	15:0	_	_	—	_							Address Ma	ask Registe	r				0000
0640		31:16	—	_	_	—	-		_	-		-	_	_		_	-	_	0000
0040	1204010	15:0			-				Bau	d Rate Ger	erator Reg	ister						-	0000
0650	I2C4TRN	31:16	_	_		_	_	_	_		_	—			_	—	_	—	0000
		15:0	—	—	_	—	—	—	—	—		-		Transmit	Register				0000
0660	I2C4RCV	31:16	_	_		_	_	_		_	_	—	—	_		_	—	—	0000
		15:0	_	_		_	_	_		_				Receive	Register				0000
0800	I2C5CON	31:16	-	_	-	-	-	—	-	-	-	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
		15:0	ON		SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
0810	I2C5STAT	15.0		TPSTAT				- BCI	- CCSTAT				— D/A		-		DRE	TRE	0000
		31.16						BOL		ADD10		12001							0000
0820	I2C5ADD	15:0		_	_	_	_	_					Address	Register					0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0830	I2C5MSK	15:0	_		_	_	_	_					Address Ma	ask Registe	r				0000
0040	1005000	31:16	_	_	_	_	_	_	_	—	_	_	—	_	_	—	—	—	0000
0840	12C5BRG	15:0							Bau	d Rate Ger	erator Reg	ister							0000
0850		31:16			—	_	—		—	_	_		_	_	_		—		0000
0000	1200TRN	15:0	_	_	—	—	_		_	_				Transmit	Register				0000
0860	I2C5RCV	31:16	_	_		—	_	—	-	_	—	—	—	—	—	—	—	—	0000
0000	00.00	15:0	_	—	—	—	—	—	—	—				Receive	Register				0000

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

2: This register is not available on 64-pin devices.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24		—	—	—	—		_	—
00.40	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16	—	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
45.0	R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
15:8	ON	—	SIDL	SCKREL	STRICT	A10M	DISSLW	SMEN
7:0	R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN

REGISTER 21-1: I2CxCON: I²C CONTROL REGISTER

Legend:	HC = Cleared in Hardwar	9	
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-23 Unimplemented: Read as '0'

bit 22	PCIE: Stop Condition Interrupt Enable bit (I ² C Slave mode only)
	1 = Enable interrupt on detection of Stop condition
	0 = Stop detection interrupts are disabled
bit 21	SCIE: Start Condition Interrupt Enable bit (I ² C Slave mode only)
	 1 = Enable interrupt on detection of Start or Restart conditions 0 = Start detection interrupts are disabled
bit 20	BOEN: Buffer Overwrite Enable bit (I ² C Slave mode only)
	 1 = I2CxRCV is updated and ACK is generated for a received address/data byte, ignoring the state of the I2COV bit (I2CxSTAT<6>)only if the RBF bit (I2CxSTAT<2>) = 0 0 = I2CxRCV is only updated when the I2COV bit (I2CxSTAT<6>) is clear
bit 19	SDAHT: SDA Hold Time Selection bit
	 1 = Minimum of 300 ns hold time on SDA after the falling edge of SCL 0 = Minimum of 100 ns hold time on SDA after the falling edge of SCL
bit 18	SBCDE: Slave Mode Bus Collision Detect Enable bit (I ² C Slave mode only)
	 1 = Enable slave bus collision interrupts 0 = Slave bus collision interrupts are disabled
bit 18	AHEN: Address Hold Enable bit (Slave mode only)
	1 = Following the 8th falling edge of SCL for a matching received address byte; SCKREL bit will be cleared and the SCL will be held low.
	0 = Address holding is disabled
bit 16	DHEN: Data Hold Enable bit (I ² C Slave mode only)
	 1 = Following the 8th falling edge of SCL for a received data byte; slave hardware clears the SCKREL bit and SCL is held low
6:4 <i>4</i> 7	0 = Data noiding is disabled
DIT 15	
	I = Enables the I2C module and configures the SDA and SCL pins as serial port pins0 = Disables the I2C module; all I2C pins are controlled by PORT functions
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode

REGISTER 22-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

PDSEL<1:0>: Parity and Data Selection bits

11 = 9-bit data, no parity
10 = 8-bit data, odd parity
01 = 8-bit data, even parity
00 = 8-bit data, no parity
STSEL: Stop Selection bit

1 = 2 Stop bits 0 = 1 Stop bit

bit 2-1

bit 0

bit 5 ABAUD: Auto-Baud Enable bit
1 = Enable baud rate measurement on the next character – requires reception of Sync character (0x55); cleared by hardware upon completion
0 = Baud rate measurement is disabled or completed
bit 4 RXINV: Receive Polarity Inversion bit
1 = UxRX Idle state is '0'
0 = UxRX Idle state is '1'
bit 3 BRGH: High Baud Rate Enable bit
1 = High-Speed mode – 4x baud clock enabled
0 = Standard Speed mode – 16x baud clock enabled

Note 1: These bits are present for legacy compatibility, and are superseded by PPS functionality on these devices.

For additional information, see Section 12.4 "Peripheral Pin Select (PPS)".

© 2015-2016 Microchip Technology Inc.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04-04	R/W-0							
31:24	CSS31 ⁽¹⁾	CSS30 ⁽¹⁾	CSS29 ⁽¹⁾	CSS28 ⁽¹⁾	CSS27 ⁽¹⁾	CSS26 ⁽¹⁾	CSS25 ⁽¹⁾	CSS24 ⁽¹⁾
	R/W-0							
23:16	CSS23 ⁽¹⁾	CSS22 ⁽¹⁾	CSS21 ⁽¹⁾	CSS20 ⁽¹⁾	CSS19 ⁽¹⁾	CSS18	CSS17	CSS16
15.0	R/W-0							
15.8	CSS15	CSS14	CSS13	CSS12	CSS11	CSS10	CSS9	CSS8
7.0	R/W-0							
7:0	CSS7	CSS6	CSS5	CSS4	CSS3	CSS2	CSS1	CSS0

REGISTER 28-10: ADCCSS1: ADC COMMON SCAN SELECT REGISTER 1

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 CSS31:CSS0: Analog Common Scan Select bits^(2,3)

1 =Select ANx for input scan

0 =Skip ANx for input scan

Note 1: This bit is not available on 64-pin devices.

2: In addition to setting the appropriate bits in this register, Class 1 and Class 2 analog inputs must select the STRIG input as the trigger source if they are to be scanned through the CSS*x* bits. Refer to the bit descriptions in the ADCTRGx registers for selecting the STRIG option.

3: If a Class 1 or Class 2 input is included in the scan by setting the CSSx bit to '1' and by setting the TRGSRCx<4:0> bits to STRIG mode ('0b11), the user application must ensure that no other triggers are generated for that input using the RQCNVRT bit in the ADCCON3 register or the hardware input or any digital filter. Otherwise, the scan behavior is unpredictable.

REGISTER 29-1: CICON: CAN MODULE CONTROL REGISTER (CONTINUED)

- bit 13 SIDLE: CAN Stop in Idle bit 1 = CAN Stops operation when system enters Idle mode 0 = CAN continues operation when system enters Idle mode
 bit 12 Unimplemented: Read as '0'
 bit 11 CANBUSY: CAN Module is Busy bit 1 = The CAN module is active
 - 0 = The CAN module is completely disabled
- bit 10-5 Unimplemented: Read as '0'

bit 4-0 **DNCNT<4:0>:** Device Net Filter Bit Number bits

10011-11111 = Invalid Selection (compare up to 18-bits of data with EID)

- 10010 = Compare up to data byte 2 bit 6 with EID17 (CiRXFn<17>)
- •
- •
- •

00001 = Compare up to data byte 0 bit 7 with EID0 (CiRXFn<0>) 00000 = Do not compare data bytes

Note 1: If the user application clears this bit, it may take a number of cycles before the CAN module completes the current transaction and responds to this request. The user application should poll the CANBUSY bit to verify that the request has been honored.

REGIST	ER 29-21: CiFIFOINTn: CAN FIFO INTERRUPT REGISTER 'n' ('n' = 0-31) (CONTINUED)
bit 9	TXHALFIF: FIFO Transmit FIFO Half Empty Interrupt Flag bit ⁽¹⁾ $\underline{TXEN = 1}$: (FIFO configured as a Transmit Buffer) $1 = FIFO$ is \leq half full 0 = FIFO is $>$ half full
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) Unused, reads '0'
bit 8	TXEMPTYIF: Transmit FIFO Empty Interrupt Flag bit ⁽¹⁾ TXEN = 1:(FIFO configured as a Transmit Buffer)1 = FIFO is empty0 = FIFO is not empty, at least 1 message queued to be transmitted
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) Unused, reads '0'
bit 7-4	Unimplemented: Read as '0'
bit 3	RXOVFLIF: Receive FIFO Overflow Interrupt Flag bit <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = Overflow event has occurred 0 = No overflow event occurred
bit 2	RXFULLIF: Receive FIFO Full Interrupt Flag bit ⁽¹⁾ <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = FIFO is full 0 = FIFO is not full
bit 1	RXHALFIF: Receive FIFO Half Full Interrupt Flag bit ⁽¹⁾ <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) $1 = FIFO$ is \geq half full 0 = FIFO is < half full
bit 0	RXNEMPTYIF: Receive Buffer Not Empty Interrupt Flag bit ⁽¹⁾ <u>TXEN = 1:</u> (FIFO configured as a Transmit Buffer) Unused, reads '0'
	<u>TXEN = 0:</u> (FIFO configured as a Receive Buffer) 1 = FIFO is not empty, has at least 1 message 0 = FIFO is empty

Note 1: This bit is read-only and reflects the status of the FIFO.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
31.24	PTV<15:8>									
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23.10	PTV<7:0>									
15.0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
15:8	ON	—	SIDL	_	_	_	TXRTS	RXEN ⁽¹⁾		
7:0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0		
	AUTOFC		_	MANFC	_			BUFCDEC		

REGISTER 30-1: ETHCON1: ETHERNET CONTROLLER CONTROL REGISTER 1

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	PAUSE Timer Value used for Flow Control. This register should only be written when RXEN (ETHCON1<8>) is not set.
	These bits are only used for Flow Control operations.
bit 15	ON: Ethernet ON bit
	1 = Ethernet module is enabled0 = Ethernet module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	SIDL: Ethernet Stop in Idle Mode bit
	 1 = Ethernet module transfers are paused during Idle mode 0 = Ethernet module transfers continue during Idle mode
bit 12-10	Unimplemented: Read as '0'
bit 9	TXRTS: Transmit Request to Send bit
	 1 = Activate the TX logic and send the packet(s) defined in the TX EDT 0 = Stop transmit (when cleared by software) or transmit done (when cleared by hardware)
	After the bit is written with a '1', it will clear to a '0' whenever the transmit logic has finished transmitting the requested packets in the Ethernet Descriptor Table (EDT). If a '0' is written by the CPU, the transmit logic finishes the current packet's transmission and then stops any further.
	This bit only affects TX operations.
bit 8	RXEN: Receive Enable bit ⁽¹⁾
	1 Frankla DV largin manufactor and received and started in the DV hyther as controlled by the filter

- 1 = Enable RX logic, packets are received and stored in the RX buffer as controlled by the filter configuration
- $\ensuremath{\scriptscriptstyle 0}$ = Disable RX logic, no packets are received in the RX buffer

This bit only affects RX operations.

PTV<15:0>: PAUSE Timer Value bits

bit 31-16

Note 1: It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

REGISTER 30-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER VLANPAD: VLAN Pad Enable bit^(1,2) bit 6 1 = The MAC will pad all short frames to 64 bytes and append a valid CRC 0 = The MAC does not perform padding of short frames PADENABLE: Pad/CRC Enable bit^(1,3) bit 5 1 = The MAC will pad all short frames 0 = The frames presented to the MAC have a valid length bit 4 CRCENABLE: CRC Enable1 bit 1 = The MAC will append a CRC to every frame whether padding was required or not. Must be set if the PADENABLE bit is set. 0 = The frames presented to the MAC have a valid CRC bit 3 DELAYCRC: Delayed CRC bit This bit determines the number of bytes, if any, of proprietary header information that exist on the front of the IEEE 802.3 frames. 1 = Four bytes of header (ignored by the CRC function) 0 = No proprietary header bit 2 HUGEFRM: Huge Frame enable bit 1 = Frames of any length are transmitted and received 0 = Huge frames are not allowed for receive or transmit bit 1 LENGTHCK: Frame Length checking bit 1 = Both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported on the transmit/receive statistics vector. 0 = Length/Type field check is not performed bit 0 FULLDPLX: Full-Duplex Operation bit 1 = The MAC operates in Full-Duplex mode

- 0 = The MAC operates in Half-Duplex mode
- **Note 1:** Table 30-6 provides a description of the pad function based on the configuration of this register.
 - **2:** This bit is ignored if the PADENABLE bit is cleared.
 - 3: This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

TABLE 30-6:PAD OPERATION

Туре	AUTOPAD	VLANPAD	PADENABLE	Action
Any	x	х	0	No pad, check CRC
Any	0	0	1	Pad to 60 Bytes, append CRC
Any	x	1	1	Pad to 64 Bytes, append CRC
Any	1	0	1	If untagged: Pad to 60 Bytes, append CRC If VLAN tagged: Pad to 64 Bytes, append CRC

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—	—
15:8	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
	MACMAXF<15:8> ⁽¹⁾							
7:0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1	R/W-0
				MACMAXF	<7:0> ⁽¹⁾			

REGISTER 30-28: EMAC1MAXF: ETHERNET CONTROLLER MAC MAXIMUM FRAME LENGTH REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15-0 MACMAXF<15:0>: Maximum Frame Length bits⁽¹⁾ These bits reset to 0x05EE, which represents a maximum receive frame o

These bits reset to 0x05EE, which represents a maximum receive frame of 1518 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter/longer maximum length restriction is desired, program this 16-bit field.

Note 1: If a proprietary header is allowed, this bit should be adjusted accordingly. For example, if 4-byte headers are prepended to frames, MACMAXF could be set to 1527 octets. This would allow the maximum VLAN tagged frame plus the 4-byte header.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—		—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	_	—	—
45.0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	ON	—	—	—	—	-	—	—
7:0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	CVROE	CVRR	CVRSS		CVR<3:0>		

REGISTER 32-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

Legend:

R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 31-16 Unimplemented: Read as '0'

bit 15	ON: Comparator Voltage Reference On bit
	1 = Module is enabled
	Setting this bit does not affect other bits in the register.
	0 = Module is disabled and does not consume current.
	Clearing this bit does not affect the other bits in the register.
bit 14-7	Unimplemented: Read as '0'
bit 6	CVROE: CVREFOUT Enable bit
	1 = Voltage level is output on CVREFOUT pin
	0 = Voltage level is disconnected from CVREFOUT pin
bit 5	CVRR: CVREF Range Selection bit
	1 = 0 to 0.67 CVRSRC, with CVRSRC/24 step size
	0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size
bit 4	CVRSS: CVREF Source Selection bit
	1 = Comparator voltage reference source, CVRSRC = (VREF+) - (VREF-)
	0 = Comparator voltage reference source, CVRSRC = AVDD – AVSS
bit 3-0	CVR<3:0>: CVREF Value Selection $0 \le$ CVR<3:0> \le 15 bits
	When CVRR = 1:
	$CVREF = (CVR < 3:0 > /24) \bullet (CVRSRC)$
	When CVRR = 0:
	$CVREF = 1/4 \bullet (CVRSRC) + (CVR<3:0>/32) \bullet (CVRSRC)$

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-0	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31.24	—	—	—	—	—	—	—	—
22:46	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23.10	—	—	—	—	—	—	—	—
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8	—	—	—	—	—	—	—	—
7:0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
	_	_	_	_	_	_	_	_

REGISTER 34-1: DEVSIGN0/ADEVSIGN0: DEVICE SIGNATURE WORD 0 REGISTER

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 Reserved: Write as '0'

bit 30-0 Reserved: Write as '1'

Note: The DEVSIGN1 through DEVSIGN3 and ADEVSIGN1 through ADEVSIGN3 registers are used for Quad Word programming operation when programming the DEVSIGN0/ADESIGN0 registers, and do not contain any valid information.

REGISTER 34-2: DEVCP0/ADEVCP0: DEVICE CODE-PROTECT 0 REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
04.04	r-1	r-1	r-1	R/P	r-1	r-1	r-1	r-1
31:24	—	—	—	СР	—	—	—	—
00.40	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
23:16	—	—	—	—	—	—	—	—
45.0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
15:8	—	—	—	—	—	—	—	—
7:0	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
					_		_	_

Legend:	r = Reserved bit	P = Programmable bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-29 Reserved: Write as '1'

bit 28 **CP:** Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device. 1 = Protection is disabled

0 = Protection is enabled

bit 27-0 Reserved: Write as '1'

Note: The DEVCP1 through DEVCP3 and ADEVCP1 through ADEVCP3 registers are used for Quad Word programming operation when programming the DEVCP0/ADEVCP0 registers, and do not contain any valid information.