



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | MIPS32® M-Class   |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 180MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, PMP, SPI, SQI, UART/USART, USB OTG   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 120   |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 512K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.1V ~ 3.6V   |
| Data Converters            | A/D 48x12b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-TFBGA   |
| Supplier Device Package    | 144-TFBGA (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efm144-e-jwx">https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efm144-e-jwx</a> |

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## 3.7 M-Class Core Configuration

Register 3-1 through Register 3-4 show the default configuration of the M-Class core, which is included on the PIC32MZ EF family of devices.

**REGISTER 3-1: CONFIG: CONFIGURATION REGISTER; CP0 REGISTER 16, SELECT 0**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | r-1            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | R-0           |
|           | —              | —              | —              | —              | —              | —              | —             | ISP           |
| 23:16     | R-0            | R-0            | R-1            | R-0            | U-0            | R-1            | R-0           | R-0           |
|           | DSP            | UDI            | SB             | MDU            | —              | MM<1:0>        |               | BM            |
| 15:8      | R-0            | R-0            | R-0            | R-0            | R-0            | R-1            | R-0           | R-0           |
|           | BE             | AT<1:0>        |                | AR<2:0>        |                |                | MT<2:1>       |               |
| 7:0       | R-1            | U-0            | U-0            | U-0            | U-0            | R/W-0          | R/W-1         | R/W-0         |
|           | MT<0>          | —              | —              | —              | —              | K0<2:0>        |               |               |

|                   |                                    |
|-------------------|------------------------------------|
| <b>Legend:</b>    | r = Reserved bit                   |
| R = Readable bit  | W = Writable bit                   |
| -n = Value at POR | '1' = Bit is set                   |
|                   | U = Unimplemented bit, read as '0' |
|                   | '0' = Bit is cleared               |
|                   | x = Bit is unknown                 |

- bit 31 **Reserved:** This bit is hardwired to '1' to indicate the presence of the Config1 register.
- bit 30-25 **Unimplemented:** Read as '0'
- bit 24 **ISP:** Instruction Scratch Pad RAM bit  
0 = Instruction Scratch Pad RAM is not implemented
- bit 23 **DSP:** Data Scratch Pad RAM bit  
0 = Data Scratch Pad RAM is not implemented
- bit 22 **UDI:** User-defined bit  
0 = CorExtend User-Defined Instructions are not implemented
- bit 21 **SB:** SimpleBE bit  
1 = Only Simple Byte Enables are allowed on the internal bus interface
- bit 20 **MDU:** Multiply/Divide Unit bit  
0 = Fast, high-performance MDU
- bit 19 **Unimplemented:** Read as '0'
- bit 18-17 **MM<1:0>:** Merge Mode bits  
10 = Merging is allowed
- bit 16 **BM:** Burst Mode bit  
0 = Burst order is sequential
- bit 15 **BE:** Endian Mode bit  
0 = Little-endian
- bit 14-13 **AT<1:0>:** Architecture Type bits  
00 = MIPS32
- bit 12-10 **AR<2:0>:** Architecture Revision Level bits  
001 = MIPS32 Release 2
- bit 9-7 **MT<2:0>:** MMU Type bits  
001 = M-Class MPU Microprocessor core uses a TLB-based MMU
- bit 6-3 **Unimplemented:** Read as '0'
- bit 2-0 **K0<2:0>:** Kseg0 Coherency Algorithm bits  
011 = Cacheable, non-coherent, write-back, write allocate  
010 = Uncached  
001 = Cacheable, non-coherent, write-through, write allocate  
000 = Cacheable, non-coherent, write-through, no write allocate  
All other values are not used and mapped to other values. 100, 101, and 110 are mapped to 010. 111 is mapped to 010.

TABLE 4-19: SYSTEM BUS TARGET 11 REGISTER MAP

| Virtual Address<br>(BF8F_#) | Register<br>Name | Bit Range | Bits        |       |       |       |           |       |      |             |           |      |      |      |          |            |        | All<br>Resets |      |
|-----------------------------|------------------|-----------|-------------|-------|-------|-------|-----------|-------|------|-------------|-----------|------|------|------|----------|------------|--------|---------------|------|
|                             |                  |           | 31/15       | 30/14 | 29/13 | 28/12 | 27/11     | 26/10 | 25/9 | 24/8        | 23/7      | 22/6 | 21/5 | 20/4 | 19/3     | 18/2       | 17/1   |               | 16/0 |
| AC20                        | SBT11ELOG1       | 31:16     | MULTI       | —     | —     | —     | CODE<3:0> |       |      |             | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | INITID<7:0> |       |       |       |           |       |      | REGION<3:0> |           |      |      | —    | CMD<2:0> |            |        |               | 0000 |
| AC24                        | SBT11ELOG2       | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | GROUP<1:0> |        |               | 0000 |
| AC28                        | SBT11ECON        | 31:16     | —           | —     | —     | —     | —         | —     | —    | ERRP        | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
| AC30                        | SBT11ECLRS       | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | CLEAR         | 0000 |
| AC38                        | SBT11ECLRM       | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | 0000 |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | CLEAR         | 0000 |
| AC40                        | SBT11REG0        | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |            |        | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      | —        | —          | —      | xxxx          |      |
| AC50                        | SBT11RD0         | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| AC58                        | SBT11WR0         | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| AC60                        | SBT11REG1        | 31:16     | BASE<21:6>  |       |       |       |           |       |      |             |           |      |      |      |          |            |        | xxxx          |      |
|                             |                  | 15:0      | BASE<5:0>   |       |       |       |           |       | PRI  | —           | SIZE<4:0> |      |      |      | —        | —          | —      | xxxx          |      |
| AC70                        | SBT11RD1         | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |
| AC78                        | SBT11WR1         | 31:16     | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | —        | —          | —      | —             | xxxx |
|                             |                  | 15:0      | —           | —     | —     | —     | —         | —     | —    | —           | —         | —    | —    | —    | GROUP3   | GROUP2     | GROUP1 | GROUP0        | xxxx |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

**Note:** For reset values listed as 'xxxx', please refer to Table 4-6 for the actual reset values.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 5-1: NVMCON: FLASH PROGRAMMING CONTROL REGISTER**

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6      | Bit 29/21/13/5       | Bit 28/20/12/4        | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|---------------------|----------------------|-----------------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0               | U-0                 | U-0                  | U-0                   | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —                   | —                    | —                     | —              | —              | —             | —             |
| 23:16     | U-0               | U-0                 | U-0                  | U-0                   | U-0            | U-0            | U-0           | U-0           |
|           | —                 | —                   | —                    | —                     | —              | —              | —             | —             |
| 15:8      | R/W-0, HC         | R/W-0               | R-0, HS, HC          | R-0, HS, HC           | U-0            | U-0            | U-0           | U-0           |
|           | WR <sup>(1)</sup> | WREN <sup>(1)</sup> | WRERR <sup>(1)</sup> | LVDERR <sup>(1)</sup> | —              | —              | —             | —             |
| 7:0       | R/W-0             | R/W-x               | U-0                  | U-0                   | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | PFSWAP            | BFSWAP              | —                    | —                     | NVMOP<3:0>     |                |               |               |

|                   |                   |  |
|-------------------|-------------------|--|
| <b>Legend:</b>    | HC = Hardware Set | HC = Hardware Cleared                        |
| R = Readable bit  | W = Writable bit  | U = Unimplemented bit, read as '0'           |
| -n = Value at POR | '1' = Bit is set  | '0' = Bit is cleared      x = Bit is unknown |

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **WR:** Write Control bit<sup>(1)</sup>

This bit cannot be cleared and can be set only when WREN = 1 and the unlock sequence has been performed.

1 = Initiate a Flash operation

0 = Flash operation is complete or inactive

bit 14 **WREN:** Write Enable bit<sup>(1)</sup>

1 = Enable writes to the WR bit and disables writes to the NVMOP<3:0> bits

0 = Disable writes to WR bit and enables writes to the NVMOP<3:0> bits

bit 13 **WRERR:** Write Error bit<sup>(1)</sup>

This bit can be cleared only by setting the NVMOP<3:0> bits = 0000 and initiating a Flash operation.

1 = Program or erase sequence did not complete successfully

0 = Program or erase sequence completed normally

bit 12 **LVDERR:** Low-Voltage Detect Error bit<sup>(1)</sup>

This bit can be cleared only by setting the NVMOP<3:0> bits = 0000 and initiating a Flash operation.

1 = Low-voltage detected (possible data corruption, if WRERR is set)

0 = Voltage level is acceptable for programming

bit 11-8 **Unimplemented:** Read as '0'

bit 7 **PFSWAP:** Program Flash Bank Swap Control bit

This bit is only writable when WREN = 0 and the unlock sequence has been performed.

1 = Program Flash Bank 2 is mapped to the lower mapped region and program Flash Bank 1 is mapped to the upper mapped region

0 = Program Flash Bank 1 is mapped to the lower mapped region and program Flash Bank 2 is mapped to the upper mapped region

**Note 1:** These bits are only reset by a Power-on Reset (POR) and are not affected by other reset sources.

**2:** This operation results in a "no operation" (NOP) when the Dynamic Flash ECC Configuration bits = 00 (FECCCON<1:0> (DVCFG0<9:8>)), which enables ECC at all times. For all other FECCCON<1:0> bit settings, this command will execute, but will not write the ECC bits for the word and can cause DED errors if dynamic Flash ECC is enabled (FECCCON<1:0> = 01). Refer to **Section 52. "Flash Program Memory with Support for Live Update"** (DS60001193) for information regarding ECC and Flash programming.

## 8.2 Oscillator Control Registers

**TABLE 8-2: OSCILLATOR CONFIGURATION REGISTER MAP**

| Virtual Address<br>(BF80_#) | Register<br>Name <sup>(1)</sup> | Bit Range | Bits        |             |       |       |          |              |           |        |        |              |          |      |            |               |      |        | All Resets <sup>(2)</sup> |
|-----------------------------|---------------------------------|-----------|-------------|-------------|-------|-------|----------|--------------|-----------|--------|--------|--------------|----------|------|------------|---------------|------|--------|---------------------------|
|                             |                                 |           | 31/15       | 30/14       | 29/13 | 28/12 | 27/11    | 26/10        | 25/9      | 24/8   | 23/7   | 22/6         | 21/5     | 20/4 | 19/3       | 18/2          | 17/1 | 16/0   |                           |
| 1200                        | OSCCON                          | 31:16     | —           | —           | —     | —     | —        | FRCDIV<2:0>  |           |        | DRMEN  | —            | SLP2SPD  | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | —           | COSC<2:0>   |       |       |          | —            | NOSC<2:0> |        |        | CLKLOCK      | —        | —    | SLPEN      | CF            | —    | SOSCEN | OSWEN                     |
| 1210                        | OSCTUN                          | 31:16     | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | TUN<5:0> |      |            |               |      |        |                           |
| 1220                        | SPLLCON                         | 31:16     | —           | —           | —     | —     | —        | PLLODIV<2:0> |           |        | —      | PLLMULT<6:0> |          |      |            |               |      |        | 01xx                      |
|                             |                                 | 15:0      | —           | —           | —     | —     | —        | PLLIDIV<2:0> |           |        | PLLICK | —            | —        | —    | —          | PLLRANGE<2:0> |      |        | 0x0x                      |
| 1280                        | REFO1CON                        | 31:16     | —           | RODIV<14:0> |       |       |          |              |           |        |        |              |          |      |            |               |      |        | 0000                      |
|                             |                                 | 15:0      | ON          | —           | SIDL  | OE    | RSLP     | —            | DIVSWEN   | ACTIVE | —      | —            | —        | —    | ROSEL<3:0> |               |      |        | 0000                      |
| 1290                        | REFO1TRIM                       | 31:16     | ROTRIM<8:0> |             |       |       |          |              |           |        |        |              |          |      |            |               |      | 0000   |                           |
|                             |                                 | 15:0      | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
| 12A0                        | REFO2CON                        | 31:16     | —           | RODIV<14:0> |       |       |          |              |           |        |        |              |          |      |            |               |      |        | 0000                      |
|                             |                                 | 15:0      | ON          | —           | SIDL  | OE    | RSLP     | —            | DIVSWEN   | ACTIVE | —      | —            | —        | —    | ROSEL<3:0> |               |      |        | 0000                      |
| 12B0                        | REFO2TRIM                       | 31:16     | ROTRIM<8:0> |             |       |       |          |              |           |        |        |              |          |      |            |               |      | 0000   |                           |
|                             |                                 | 15:0      | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
| 12C0                        | REFO3CON                        | 31:16     | —           | RODIV<14:0> |       |       |          |              |           |        |        |              |          |      |            |               |      |        | 0000                      |
|                             |                                 | 15:0      | ON          | —           | SIDL  | OE    | RSLP     | —            | DIVSWEN   | ACTIVE | —      | —            | —        | —    | ROSEL<3:0> |               |      |        | 0000                      |
| 12D0                        | REFO3TRIM                       | 31:16     | ROTRIM<8:0> |             |       |       |          |              |           |        |        |              |          |      |            |               |      | 0000   |                           |
|                             |                                 | 15:0      | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
| 12E0                        | REFO4CON                        | 31:16     | —           | RODIV<14:0> |       |       |          |              |           |        |        |              |          |      |            |               |      |        | 0000                      |
|                             |                                 | 15:0      | ON          | —           | SIDL  | OE    | RSLP     | —            | DIVSWEN   | ACTIVE | —      | —            | —        | —    | ROSEL<3:0> |               |      |        | 0000                      |
| 12F0                        | REFO4TRIM                       | 31:16     | ROTRIM<8:0> |             |       |       |          |              |           |        |        |              |          |      |            |               |      | 0000   |                           |
|                             |                                 | 15:0      | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
| 1300                        | PB1DIV                          | 31:16     | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | —           | —           | —     | —     | PBDIVRDY | —            | —         | —      | —      | PBDIV<6:0>   |          |      |            |               |      |        | 8801                      |
| 1310                        | PB2DIV                          | 31:16     | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | ON          | —           | —     | —     | PBDIVRDY | —            | —         | —      | —      | PBDIV<6:0>   |          |      |            |               |      |        | 8801                      |
| 1320                        | PB3DIV                          | 31:16     | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | ON          | —           | —     | —     | PBDIVRDY | —            | —         | —      | —      | PBDIV<6:0>   |          |      |            |               |      |        | 8801                      |
| 1330                        | PB4DIV                          | 31:16     | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | ON          | —           | —     | —     | PBDIVRDY | —            | —         | —      | —      | PBDIV<6:0>   |          |      |            |               |      |        | 8801                      |
| 1340                        | PB5DIV                          | 31:16     | —           | —           | —     | —     | —        | —            | —         | —      | —      | —            | —        | —    | —          | —             | —    | —      | 0000                      |
|                             |                                 | 15:0      | ON          | —           | —     | —     | PBDIVRDY | —            | —         | —      | —      | PBDIV<6:0>   |          |      |            |               |      |        | 8801                      |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: All registers in this table have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.
- 2: Reset values are dependent on the DEVCFGx Configuration bits and the type of reset.

**TABLE 12-9: PORTD REGISTER MAP FOR 100-PIN DEVICES ONLY**

| Virtual Address<br>(BF86_#) | Register<br>Name(1) | Bit Range | Bits          |               |               |               |                |               |              |      |      |      |              |              |              |              |              |              | All<br>Resets |
|-----------------------------|---------------------|-----------|---------------|---------------|---------------|---------------|----------------|---------------|--------------|------|------|------|--------------|--------------|--------------|--------------|--------------|--------------|---------------|
|                             |                     |           | 31/15         | 30/14         | 29/13         | 28/12         | 27/11          | 26/10         | 25/9         | 24/8 | 23/7 | 22/6 | 21/5         | 20/4         | 19/3         | 18/2         | 17/1         | 16/0         |               |
| 0300                        | ANSELD              | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | ANS15         | ANS14         | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | C000          |
| 0310                        | TRISD               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | TRISD15       | TRISD14       | TRISD13       | TRISD12       | TRISD11        | TRISD10       | TRISD9       | —    | —    | —    | TRISD5       | TRISD4       | TRISD3       | TRISD2       | TRISD1       | TRISD0       | FE3F          |
| 0320                        | PORTD               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | RD15          | RD14          | RD13          | RD12          | RD11           | RD10          | RD9          | —    | —    | —    | RD5          | RD4          | RD3          | RD2          | RD1          | RD0          | xxxx          |
| 0330                        | LATD                | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | LATD15        | LATD14        | LATD13        | LATD12        | LATD11         | LATD10        | LATD9        | —    | —    | —    | LATD5        | LATD4        | LATD3        | LATD2        | LATD1        | LATD0        | xxxx          |
| 0340                        | ODCD                | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | ODCD15        | ODCD14        | ODCD13        | ODCD12        | ODCD11         | ODCD10        | ODCD9        | —    | —    | —    | ODCD5        | ODCD4        | ODCD3        | ODCD2        | ODCD1        | ODCD0        | 0000          |
| 0350                        | CNPUD               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNPUD15       | CNPUD14       | CNPUD13       | CNPUD12       | CNPUD11        | CNPUD10       | CNPUD9       | —    | —    | —    | CNPUD5       | CNPUD4       | CNPUD3       | CNPUD2       | CNPUD1       | CNPUD0       | 0000          |
| 0360                        | CNPDD               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNPDD15       | CNPDD14       | CNPDD13       | CNPDD12       | CNPDD11        | CNPDD10       | CNPDD9       | —    | —    | —    | CNPDD5       | CNPDD4       | CNPDD3       | CNPDD2       | CNPDD1       | CNPDD0       | 0000          |
| 0370                        | CNCOND              | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | ON            | —             | —             | —             | EDGE<br>DETECT | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
| 0380                        | CNEND               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNEND15       | CNEND14       | CNEND13       | CNEND12       | CNEND11        | CNEND10       | CNEND9       | —    | —    | —    | CNEND5       | CNEND4       | CNEND3       | CNEND2       | CNEND1       | CNEND0       | 0000          |
| 0390                        | CNSTATD             | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CN<br>STATD15 | CN<br>STATD14 | CN<br>STATD13 | CN<br>STATD12 | CN<br>STATD11  | CN<br>STATD10 | CN<br>STATD9 | —    | —    | —    | CN<br>STATD5 | CN<br>STATD4 | CN<br>STATD3 | CN<br>STATD2 | CN<br>STATD1 | CN<br>STATD0 | 0000          |
| 03A0                        | CNNED               | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNNED15       | CNNED14       | CNNED13       | CNNED12       | CNNED11        | CNNED10       | CNNED9       | —    | —    | —    | CNNED5       | CNNED4       | CNNED3       | CNNED2       | CNNED1       | CNNED0       | 0000          |
| 03B0                        | CNFD                | 31:16     | —             | —             | —             | —             | —              | —             | —            | —    | —    | —    | —            | —            | —            | —            | —            | —            | 0000          |
|                             |                     | 15:0      | CNFD15        | CNFD14        | CNFD13        | CNFD12        | CNFD11         | CNFD10        | CNFD9        | —    | —    | —    | CNFD5        | CNFD4        | CNFD3        | CNFD2        | CNFD1        | CNFD0        | 0000          |

**Legend:** x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

**Note 1:** All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See **Section 12.3 “CLR, SET, and INV Registers”** for more information.

**TABLE 12-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)**

| Virtual Address<br>(BF80_#) | Register<br>Name      | Bit Range | Bits  |       |       |       |       |       |      |      |      |      |      |      |             |      |      |      | All Resets |
|-----------------------------|-----------------------|-----------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|-------------|------|------|------|------------|
|                             |                       |           | 31/15 | 30/14 | 29/13 | 28/12 | 27/11 | 26/10 | 25/9 | 24/8 | 23/7 | 22/6 | 21/5 | 20/4 | 19/3        | 18/2 | 17/1 | 16/0 |            |
| 1620                        | RPE8R <sup>(1)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPE8R<3:0>  |      |      |      | 0000       |
| 1624                        | RPE9R <sup>(1)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPE9R<3:0>  |      |      |      | 0000       |
| 1640                        | RPF0R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF0R<3:0>  |      |      |      | 0000       |
| 1644                        | RPF1R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF1R<3:0>  |      |      |      | 0000       |
| 1648                        | RPF2R <sup>(1)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF2R<3:0>  |      |      |      | 0000       |
| 164C                        | RPF3R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF3R<3:0>  |      |      |      | 0000       |
| 1650                        | RPF4R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF4R<3:0>  |      |      |      | 0000       |
| 1654                        | RPF5R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF5R<3:0>  |      |      |      | 0000       |
| 1660                        | RPF8R <sup>(1)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF8R<3:0>  |      |      |      | 0000       |
| 1670                        | RPF12R <sup>(1)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF12R<3:0> |      |      |      | 0000       |
| 1674                        | RPF13R <sup>(1)</sup> | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPF13R<3:0> |      |      |      | 0000       |
| 1680                        | RPG0R <sup>(1)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPG0R<3:0>  |      |      |      | 0000       |
| 1684                        | RPG1R <sup>(1)</sup>  | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPG1R<3:0>  |      |      |      | 0000       |
| 1698                        | RPG6R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPG6R<3:0>  |      |      |      | 0000       |
| 169C                        | RPG7R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPG7R<3:0>  |      |      |      | 0000       |
| 16A0                        | RPG8R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPG8R<3:0>  |      |      |      | 0000       |
| 16A4                        | RPG9R                 | 31:16     | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | —           | —    | —    | —    | 0000       |
|                             |                       | 15:0      | —     | —     | —     | —     | —     | —     | —    | —    | —    | —    | —    | —    | RPG9R<3:0>  |      |      |      | 0000       |

**Legend:** x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note** 1: This register is not available on 64-pin devices.  
 2: This register is not available on 64-pin and 100-pin devices.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 20-14: SQI1BDCON: SQI BUFFER DESCRIPTOR CONTROL REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 7:0       | U-0            | U-0            | U-0            | U-0            | U-0            | R/W-0          | R/W-0         | R/W-0         |
|           | —              | —              | —              | —              | —              | START          | POLLEN        | DMAEN         |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-3 **Unimplemented:** Read as '0'

bit 2 **START:** Buffer Descriptor Processor Start bit

1 = Start the buffer descriptor processor

0 = Disable the buffer descriptor processor

bit 1 **POLLEN:** Buffer Descriptor Poll Enable bit

1 = BDP poll is enabled

0 = BDP poll is not enabled

bit 0 **DMAEN:** DMA Enable bit

1 = DMA is enabled

0 = DMA is disabled

**REGISTER 20-15: SQI1BDCURADD: SQI BUFFER DESCRIPTOR CURRENT ADDRESS REGISTER**

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | R-0               | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | BDCURRADDR<31:24> |                |                |                |                |                |               |               |
| 23:16     | R-0               | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | BDCURRADDR<23:16> |                |                |                |                |                |               |               |
| 15:8      | R-0               | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | BDCURRADDR<15:8>  |                |                |                |                |                |               |               |
| 7:0       | R-0               | R-0            | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | BDCURRADDR<7:0>   |                |                |                |                |                |               |               |

**Legend:**

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-0 **BDCURRADDR<31:0>:** Current Buffer Descriptor Address bits

These bits contain the address of the current descriptor being processed by the Buffer Descriptor Processor.



## REGISTER 22-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 7-6    **URXISEL<1:0>**: Receive Interrupt Mode Selection bit  
11 = Reserved  
10 = Interrupt flag bit is asserted while receive buffer is 3/4 or more full  
01 = Interrupt flag bit is asserted while receive buffer is 1/2 or more full  
00 = Interrupt flag bit is asserted while receive buffer is not empty (i.e., has at least 1 data character)
- bit 5    **ADDEN**: Address Character Detect bit (bit 8 of received data = 1)  
1 = Address Detect mode is enabled. If 9-bit mode is not selected, this control bit has no effect  
0 = Address Detect mode is disabled
- bit 4    **RIDLE**: Receiver Idle bit (read-only)  
1 = Receiver is Idle  
0 = Data is being received
- bit 3    **PERR**: Parity Error Status bit (read-only)  
1 = Parity error has been detected for the current character  
0 = Parity error has not been detected
- bit 2    **FERR**: Framing Error Status bit (read-only)  
1 = Framing error has been detected for the current character  
0 = Framing error has not been detected
- bit 1    **OERR**: Receive Buffer Overrun Error Status bit.  
This bit is set in hardware and can only be cleared (= 0) in software. Clearing a previously set OERR bit resets the receiver buffer and RSR to empty state.  
1 = Receive buffer has overflowed  
0 = Receive buffer has not overflowed
- bit 0    **URXDA**: Receive Buffer Data Available bit (read-only)  
1 = Receive buffer has data, at least one more character can be read  
0 = Receive buffer is empty

**FIGURE 26-7: FORMAT OF BD\_UPDPTR**

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31-24     | BD_UPDADDR<31:24> |                |                |                |                |                |               |               |
| 23-16     | BD_UPDADDR<23:16> |                |                |                |                |                |               |               |
| 15-8      | BD_UPDADDR<15:8>  |                |                |                |                |                |               |               |
| 7-0       | BD_UPDADDR<7:0>   |                |                |                |                |                |               |               |

bit 31-0 **BD\_UPDADDR:** UPD Address Location

The update address has the location where the CRDMA results are posted. The updated results are the ICV values, key output values as needed.

**FIGURE 26-8: FORMAT OF BD\_MSG\_LEN**

| Bit Range | Bit 31/23/15/7    | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|-------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31-24     | MSG_LENGTH<31:24> |                |                |                |                |                |               |               |
| 23-16     | MSG_LENGTH<23:16> |                |                |                |                |                |               |               |
| 15-8      | MSG_LENGTH<15:8>  |                |                |                |                |                |               |               |
| 7-0       | MSG_LENGTH<7:0>   |                |                |                |                |                |               |               |

bit 31-0 **MSG\_LENGTH:** Total Message Length

Total message length for the hash and HMAC algorithms in bytes. Total number of crypto bytes in case of GCM algorithm (LEN-C).

**FIGURE 26-9: FORMAT OF BD\_ENC\_OFF**

| Bit Range | Bit 31/23/15/7     | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|--------------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31-24     | ENCR_OFFSET<31:24> |                |                |                |                |                |               |               |
| 23-16     | ENCR_OFFSET<23:16> |                |                |                |                |                |               |               |
| 15-8      | ENCR_OFFSET<15:8>  |                |                |                |                |                |               |               |
| 7-0       | ENCR_OFFSET<7:0>   |                |                |                |                |                |               |               |

bit 31-0 **ENCR\_OFFSET:** Encryption Offset

Encryption offset for the multi-task test cases (both encryption and authentication). The number of AAD bytes in the case of GCM algorithm (LEN-A).

### REGISTER 28-4: ADCTRGMODE: ADC TRIGGERING MODE FOR DEDICATED ADC REGISTER

- bit 9     **STRGEN1:** ADC1 Presynchronized Triggers bit  
          1 = ADC1 uses presynchronized triggers  
          0 = ADC1 does not use presynchronized triggers
- bit 8     **STRGEN0:** ADC0 Presynchronized Triggers bit  
          1 = ADC0 uses presynchronized triggers  
          0 = ADC0 does not use presynchronized triggers
- bit 7-5   **Unimplemented:** Read as '0'
- bit 4     **SSAMPEN4:** ADC4 Synchronous Sampling bit  
          1 = ADC4 uses synchronous sampling for the first sample after being idle or disabled  
          0 = ADC4 does not use synchronous sampling
- bit 3     **SSAMPEN3:** ADC3 Synchronous Sampling bit  
          1 = ADC3 uses synchronous sampling for the first sample after being idle or disabled  
          0 = ADC3 does not use synchronous sampling
- bit 2     **SSAMPEN2:** ADC2 Synchronous Sampling bit  
          1 = ADC2 uses synchronous sampling for the first sample after being idle or disabled  
          0 = ADC2 does not use synchronous sampling
- bit 1     **SSAMPEN1:** ADC1 Synchronous Sampling bit  
          1 = ADC1 uses synchronous sampling for the first sample after being idle or disabled  
          0 = ADC1 does not use synchronous sampling
- bit 0     **SSAMPEN0:** ADC0 Synchronous Sampling bit  
          1 = ADC0 uses synchronous sampling for the first sample after being idle or disabled  
          0 = ADC0 does not use synchronous sampling

### REGISTER 28-5: ADCIMCON1: ADC INPUT MODE CONTROL REGISTER 1 (CONTINUED)

- bit 4      **SIGN2:** AN2 Signed Data Mode bit  
            1 = AN2 is using Signed Data mode  
            0 = AN2 is using Unsigned Data mode
- bit 3      **DIFF1:** AN1 Mode bit  
            1 = AN1 is using Differential mode  
            0 = AN1 is using Single-ended mode
- bit 2      **SIGN1:** AN1 Signed Data Mode bit  
            1 = AN1 is using Signed Data mode  
            0 = AN1 is using Unsigned Data mode
- bit 1      **DIFF0:** AN0 Mode bit  
            1 = AN0 is using Differential mode  
            0 = AN0 is using Single-ended mode
- bit 0      **SIGN0:** AN0 Signed Data Mode bit  
            1 = AN0 is using Signed Data mode  
            0 = AN0 is using Unsigned Data mode

## REGISTER 28-7: ADCIMCON3: ADC INPUT MODE CONTROL REGISTER 3 (CONTINUED)

- bit 1      **DIFF32:** AN32 Mode bit<sup>(1)</sup>  
            1 = AN32 is using Differential mode  
            0 = AN32 is using Single-ended mode
- bit 0      **SIGN32:** AN32 Signed Data Mode bit<sup>(1)</sup>  
            1 = AN32 is using Signed Data mode  
            0 = AN32 is using Unsigned Data mode

- Note 1:** This bit is not available on 64-pin devices.  
**2:** This bit is not available on 64-pin and 100-pin devices.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 28-11: ADCCSS2: ADC COMMON SCAN SELECT REGISTER 2**

| Bit Range | Bit<br>31/23/15/7    | Bit<br>30/22/14/6    | Bit<br>29/21/13/5    | Bit<br>28/20/12/4    | Bit<br>27/19/11/3    | Bit<br>26/18/10/2    | Bit<br>25/17/9/1     | Bit<br>24/16/8/0     |
|-----------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|----------------------|
| 31:24     | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  |
|           | —                    | —                    | —                    | —                    | —                    | —                    | —                    | —                    |
| 23:16     | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  | U-0                  |
|           | —                    | —                    | —                    | —                    | —                    | —                    | —                    | —                    |
| 15:8      | U-0                  | U-0                  | U-0                  | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                |
|           | —                    | —                    | —                    | CSS44                | CSS43                | CSS42 <sup>(2)</sup> | CSS41 <sup>(2)</sup> | CSS40 <sup>(2)</sup> |
| 7:0       | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                | R/W-0                |
|           | CSS39 <sup>(2)</sup> | CSS38 <sup>(2)</sup> | CSS37 <sup>(2)</sup> | CSS36 <sup>(2)</sup> | CSS35 <sup>(2)</sup> | CSS34 <sup>(1)</sup> | CSS33 <sup>(1)</sup> | CSS32 <sup>(1)</sup> |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-13      **Unimplemented:** Read as '0'

bit 12-0      **CSS44:CSS32:** Analog Common Scan Select bits  
 Analog inputs 44 to 32 are always Class 3, as there are only 32 triggers available.  
 1 = Select ANx for input scan  
 0 = Skip ANx for input scan

**Note 1:** This bit is not available on 64-pin devices.  
**2:** This bit is not available on 64-pin and 100-pin devices.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 28-34: ADCSYSCFG1: ADC SYSTEM CONFIGURATION REGISTER 1**

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | R-y               | R-y               | R-y               | R-y               | R-y               | R-y               | R-y              | R-y              |
|           | AN<31:23>         |                   |                   |                   |                   |                   |                  |                  |
| 23:16     | R-y               | R-y               | R-y               | R-y               | R-y               | R-1               | R-1              | R-1              |
|           | AN<23:16>         |                   |                   |                   |                   |                   |                  |                  |
| 15:8      | R-1               | R-1               | R-1               | R-1               | R-1               | R-1               | R-1              | R-1              |
|           | AN<15:8>          |                   |                   |                   |                   |                   |                  |                  |
| 7:0       | R-1               | R-1               | R-1               | R-1               | R-1               | R-1               | R-1              | R-1              |
|           | AN<7:0>           |                   |                   |                   |                   |                   |                  |                  |

**Legend:**

R = Readable bit

W = Writable bit

y = POR value is determined by the specific device

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-0 **AN<31:0>**: ADC Analog Input bits

These bits reflect the system configuration and are updated during boot-up time. By reading these read-only bits, the user application can determine whether or not an analog input in the device is available.

AN<31:0>: Reflects the presence or absence of the respective analog input (AN31-AN0).

**REGISTER 28-35: ADCSYSCFG2: ADC SYSTEM CONFIGURATION REGISTER 2**

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
|           | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 23:16     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
|           | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 15:8      | U-0               | U-0               | U-0               | R-1               | R-1               | R-y               | R-y              | R-y              |
|           | —                 | —                 | —                 | AN<44:40>         |                   |                   |                  |                  |
| 7:0       | R-y               | R-y               | R-y               | R-y               | R-y               | R-y               | R-y              | R-y              |
|           | AN<39:32>         |                   |                   |                   |                   |                   |                  |                  |

**Legend:**

R = Readable bit

W = Writable bit

y = POR value is determined by the specific device

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-13 **Unimplemented**: Read as '0'

bit 12-0 **AN<44:32>**: ADC Analog Input bits

These bits reflect the system configuration and are updated during boot-up time. By reading these read-only bits, the user application can determine whether or not an analog input in the device is available.

AN<63:32>: Reflects the presence or absence of the respective analog input (AN63-AN32).

## REGISTER 29-2: CiCFG: CAN BAUD RATE CONFIGURATION REGISTER (CONTINUED)

bit 10-8 **PRSEG<2:0>**: Propagation Time Segment bits<sup>(4)</sup>

111 = Length is 8 x T<sub>Q</sub>

•  
•  
•

000 = Length is 1 x T<sub>Q</sub>

bit 7-6 **SJW<1:0>**: Synchronization Jump Width bits<sup>(3)</sup>

11 = Length is 4 x T<sub>Q</sub>

10 = Length is 3 x T<sub>Q</sub>

01 = Length is 2 x T<sub>Q</sub>

00 = Length is 1 x T<sub>Q</sub>

bit 5-0 **BRP<5:0>**: Baud Rate Prescaler bits

111111 = T<sub>Q</sub> = (2 x 64)/TPBCLK5

111110 = T<sub>Q</sub> = (2 x 63)/TPBCLK5

•  
•  
•

000001 = T<sub>Q</sub> = (2 x 2)/TPBCLK5

000000 = T<sub>Q</sub> = (2 x 1)/TPBCLK5

**Note 1:** SEG2PH ≤ SEG1PH. If SEG2PHTS is clear, SEG2PH will be set automatically.

**2:** 3 Time bit sampling is not allowed for BRP < 2.

**3:** SJW ≤ SEG2PH.

**4:** The Time Quanta per bit must be greater than 7 (that is, T<sub>QBIT</sub> > 7).

**Note:** This register can only be modified when the CAN module is in Configuration mode (OPMOD<2:0> (CiCON<23:21>) = 100).



# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

**REGISTER 29-4: CIVEC: CAN INTERRUPT CODE REGISTER**

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6            | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|---------------------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0                       | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —                         | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0                       | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —                         | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0                       | U-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | —              | —                         | —              | FILHIT<4:0>    |                |                |               |               |
| 7:0       | U-0            | R-1                       | R-0            | R-0            | R-0            | R-0            | R-0           | R-0           |
|           | —              | ICODE<6:0> <sup>(1)</sup> |                |                |                |                |               |               |

**Legend:**

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
-n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

bit 31-13 **Unimplemented:** Read as '0'

bit 12-8 **FILHIT<4:0>:** Filter Hit Number bit

11111 = Filter 31  
11110 = Filter 30

•  
•  
•

00001 = Filter 1  
00000 = Filter 0

bit 7 **Unimplemented:** Read as '0'

bit 6-0 **ICODE<6:0>:** Interrupt Flag Code bits<sup>(1)</sup>

1001000-1111111 = Reserved  
1001000 = Invalid message received (IVRIF)  
1000111 = CAN module mode change (MODIF)  
1000110 = CAN timestamp timer (CTMRIF)  
1000101 = Bus bandwidth error (SERRIF)  
1000100 = Address error interrupt (SERRIF)  
1000011 = Receive FIFO overflow interrupt (RBOVIF)  
1000010 = Wake-up interrupt (WAKIF)  
1000001 = Error Interrupt (CERRIF)  
1000000 = No interrupt  
0100000-0111111 = Reserved  
0011111 = FIFO31 Interrupt (CiFSTAT<31> set)  
0011110 = FIFO30 Interrupt (CiFSTAT<30> set)  
•  
•  
•  
0000001 = FIFO1 Interrupt (CiFSTAT<1> set)  
0000000 = FIFO0 Interrupt (CiFSTAT<0> set)

**Note 1:** These bits are only updated for enabled interrupts.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-11: ETHRXFC: ETHERNET CONTROLLER RECEIVE FILTER CONFIGURATION REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | R/W-0          | R/W-0          | U-0            | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | HTEN           | MPEN           | —              | NOTPM          | PMMODE<3:0>    |                |               |               |
| 7:0       | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0          | R/W-0         | R/W-0         |
|           | CRCERREN       | CRCOKEN        | RUNTERREN      | RUNTEN         | UCEN           | NOTMEEN        | MCEN          | BCEN          |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-16 **Unimplemented:** Read as '0'

bit 15 **HTEN:** Enable Hash Table Filtering bit

1 = Enable Hash Table Filtering

0 = Disable Hash Table Filtering

bit 14 **MPEN:** Magic Packet™ Enable bit

1 = Enable Magic Packet Filtering

0 = Disable Magic Packet Filtering

bit 13 **Unimplemented:** Read as '0'

bit 12 **NOTPM:** Pattern Match Inversion bit

1 = The Pattern Match Checksum must not match for a successful Pattern Match to occur

0 = The Pattern Match Checksum must match for a successful Pattern Match to occur

This bit determines whether Pattern Match Checksum must match in order for a successful Pattern Match to occur.

bit 11-8 **PMMODE<3:0>:** Pattern Match Mode bits

1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Packet = Magic Packet)<sup>(1,3)</sup>

1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Hash Table Filter match)<sup>(1,1)</sup>

0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>

0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Broadcast Address)<sup>(1)</sup>

0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>

0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Unicast Address)<sup>(1)</sup>

0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>

0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address)<sup>(1)</sup>

0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches)<sup>(1)</sup>

0000 = Pattern Match is disabled; pattern match is always unsuccessful

**Note 1:** XOR = True when either one or the other conditions are true, but not both.

**2:** This Hash Table Filter match is active regardless of the value of the HTEN bit.

**3:** This Magic Packet Filter match is active regardless of the value of the MPEN bit.

**Note 1:** This register is only used for RX operations.

**2:** The bits in this register may only be changed while the RXEN bit (ETHCON1<8>) = 0.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-14: ETHIRQ: ETHERNET CONTROLLER INTERRUPT REQUEST REGISTER

| Bit Range | Bit<br>31/23/15/7 | Bit<br>30/22/14/6 | Bit<br>29/21/13/5 | Bit<br>28/20/12/4 | Bit<br>27/19/11/3 | Bit<br>26/18/10/2 | Bit<br>25/17/9/1 | Bit<br>24/16/8/0 |
|-----------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|------------------|------------------|
| 31:24     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
|           | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 23:16     | U-0               | U-0               | U-0               | U-0               | U-0               | U-0               | U-0              | U-0              |
|           | —                 | —                 | —                 | —                 | —                 | —                 | —                | —                |
| 15:8      | U-0               | R/W-0             | R/W-0             | U-0               | U-0               | U-0               | R/W-0            | R/W-0            |
|           | —                 | TXBUSE            | RXBUSE            | —                 | —                 | —                 | EWMARK           | FWMARK           |
| 7:0       | R/W-0             | R/W-0             | R/W-0             | U-0               | R/W-0             | R/W-0             | R/W-0            | R/W-0            |
|           | RXDONE            | PKTPEND           | RXACT             | —                 | TXDONE            | TXABORT           | RXBUFNA          | RXOVFLW          |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-15 **Unimplemented:** Read as '0'

bit 14 **TXBUSE:** Transmit BVC I Bus Error Interrupt bit<sup>(2)</sup>

1 = BVC I Bus Error has occurred

0 = BVC I Bus Error has not occurred

This bit is set when the TX DMA encounters a BVC I Bus error during a memory access. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 13 **RXBUSE:** Receive BVC I Bus Error Interrupt bit<sup>(2)</sup>

1 = BVC I Bus Error has occurred

0 = BVC I Bus Error has not occurred

This bit is set when the RX DMA encounters a BVC I Bus error during a memory access. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

bit 12-10 **Unimplemented:** Read as '0'

bit 9 **EWMARK:** Empty Watermark Interrupt bit<sup>(2)</sup>

1 = Empty Watermark pointer reached

0 = No interrupt pending

This bit is set when the RX Descriptor Buffer Count is less than or equal to the value in the RXEWM bit (ETHRXWM<0:7>) value. It is cleared by BUFCNT bit (ETHSTAT<16:23>) being incremented by hardware. Writing a '0' or a '1' has no effect.

bit 8 **FWMARK:** Full Watermark Interrupt bit<sup>(2)</sup>

1 = Full Watermark pointer reached

0 = No interrupt pending

This bit is set when the RX Descriptor Buffer Count is greater than or equal to the value in the RXFWM bit (ETHRXWM<16:23>) field. It is cleared by writing the BUFCDEC (ETHCON1<0>) bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.

**Note 1:** This bit is only used for TX operations.

**2:** This bit is are only used for RX operations.

**Note:** It is recommended to use the SET, CLR, or INV registers to set or clear any bit in this register. Setting or clearing any bits in this register should only be done for debug/test purposes.

# PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

## REGISTER 30-27: EMAC1CLRT: ETHERNET CONTROLLER MAC COLLISION WINDOW/RETRY LIMIT REGISTER

| Bit Range | Bit 31/23/15/7 | Bit 30/22/14/6 | Bit 29/21/13/5 | Bit 28/20/12/4 | Bit 27/19/11/3 | Bit 26/18/10/2 | Bit 25/17/9/1 | Bit 24/16/8/0 |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|---------------|---------------|
| 31:24     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 23:16     | U-0            | U-0            | U-0            | U-0            | U-0            | U-0            | U-0           | U-0           |
|           | —              | —              | —              | —              | —              | —              | —             | —             |
| 15:8      | U-0            | U-0            | R/W-1          | R/W-1          | R/W-0          | R/W-1          | R/W-1         | R/W-1         |
|           | —              | —              | CWINDOW<5:0>   |                |                |                |               |               |
| 7:0       | U-0            | U-0            | U-0            | U-0            | R/W-1          | R/W-1          | R/W-1         | R/W-1         |
|           | —              | —              | —              | —              | RETX<3:0>      |                |               |               |

### Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 31-14 **Unimplemented:** Read as '0'

bit 13-8 **CWINDOW<5:0>:** Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 **Unimplemented:** Read as '0'

bit 3-0 **RETX<3:0>:** Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

**Note:** Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

---

---

## Worldwide Sales and Service

---

---

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**  
Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**  
Tel: 512-257-3370

**Boston**  
Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**  
Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Cleveland**  
Independence, OH  
Tel: 216-447-0464  
Fax: 216-447-0643

**Dallas**  
Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**  
Novi, MI  
Tel: 248-848-4000

**Houston, TX**  
Tel: 281-894-5983

**Indianapolis**  
Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453

**Los Angeles**  
Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608

**New York, NY**  
Tel: 631-435-6000

**San Jose, CA**  
Tel: 408-735-9110

**Canada - Toronto**  
Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Asia Pacific Office**  
Suites 3707-14, 37th Floor  
Tower 6, The Gateway  
Harbour City, Kowloon

**Hong Kong**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**Australia - Sydney**  
Tel: 61-2-9868-6733  
Fax: 61-2-9868-6755

**China - Beijing**  
Tel: 86-10-8569-7000  
Fax: 86-10-8528-2104

**China - Chengdu**  
Tel: 86-28-8665-5511  
Fax: 86-28-8665-7889

**China - Chongqing**  
Tel: 86-23-8980-9588  
Fax: 86-23-8980-9500

**China - Dongguan**  
Tel: 86-769-8702-9880

**China - Guangzhou**  
Tel: 86-20-8755-8029

**China - Hangzhou**  
Tel: 86-571-8792-8115  
Fax: 86-571-8792-8116

**China - Hong Kong SAR**  
Tel: 852-2943-5100  
Fax: 852-2401-3431

**China - Nanjing**  
Tel: 86-25-8473-2460  
Fax: 86-25-8473-2470

**China - Qingdao**  
Tel: 86-532-8502-7355  
Fax: 86-532-8502-7205

**China - Shanghai**  
Tel: 86-21-5407-5533  
Fax: 86-21-5407-5066

**China - Shenyang**  
Tel: 86-24-2334-2829  
Fax: 86-24-2334-2393

**China - Shenzhen**  
Tel: 86-755-8864-2200  
Fax: 86-755-8203-1760

**China - Wuhan**  
Tel: 86-27-5980-5300  
Fax: 86-27-5980-5118

**China - Xian**  
Tel: 86-29-8833-7252  
Fax: 86-29-8833-7256

### ASIA/PACIFIC

**China - Xiamen**  
Tel: 86-592-2388138  
Fax: 86-592-2388130

**China - Zhuhai**  
Tel: 86-756-3210040  
Fax: 86-756-3210049

**India - Bangalore**  
Tel: 91-80-3090-4444  
Fax: 91-80-3090-4123

**India - New Delhi**  
Tel: 91-11-4160-8631  
Fax: 91-11-4160-8632

**India - Pune**  
Tel: 91-20-3019-1500

**Japan - Osaka**  
Tel: 81-6-6152-7160  
Fax: 81-6-6152-9310

**Japan - Tokyo**  
Tel: 81-3-6880-3770  
Fax: 81-3-6880-3771

**Korea - Daegu**  
Tel: 82-53-744-4301  
Fax: 82-53-744-4302

**Korea - Seoul**  
Tel: 82-2-554-7200  
Fax: 82-2-558-5932 or  
82-2-558-5934

**Malaysia - Kuala Lumpur**  
Tel: 60-3-6201-9857  
Fax: 60-3-6201-9859

**Malaysia - Penang**  
Tel: 60-4-227-8870  
Fax: 60-4-227-4068

**Philippines - Manila**  
Tel: 63-2-634-9065  
Fax: 63-2-634-9069

**Singapore**  
Tel: 65-6334-8870  
Fax: 65-6334-8850

**Taiwan - Hsin Chu**  
Tel: 886-3-5778-366  
Fax: 886-3-5770-955

**Taiwan - Kaohsiung**  
Tel: 886-7-213-7828

**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
Fax: 886-2-2508-0102

**Thailand - Bangkok**  
Tel: 66-2-694-1351  
Fax: 66-2-694-1350

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393

**Denmark - Copenhagen**  
Tel: 45-4450-2828  
Fax: 45-4485-2829

**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79

**Germany - Dusseldorf**  
Tel: 49-2129-3766400

**Germany - Karlsruhe**  
Tel: 49-721-625370

**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44

**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781

**Italy - Venice**  
Tel: 39-049-7625286

**Netherlands - Druenen**  
Tel: 31-416-690399  
Fax: 31-416-690340

**Poland - Warsaw**  
Tel: 48-22-3325737

**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91

**Sweden - Stockholm**  
Tel: 46-8-5090-4654

**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820