



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	180MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TQFP
Supplier Device Package	144-TQFP (16x16)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efm144-e-ph

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	15
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	37
3.0	CPU	43
4.0	Memory Organization	61
5.0	Flash Program Memory	99
6.0	Resets	109
7.0	CPU Exceptions and Interrupt Controller	115
8.0	Oscillator Configuration	153
9.0	Prefetch Module	169
10.0	Direct Memory Access (DMA) Controller	173
11.0	Hi-Speed USB with On-The-Go (OTG)	197
12.0	I/O Ports	247
13.0	Timer1	283
14.0	Timer2/3, Timer4/5, Timer6/7, and Timer8/9	287
15.0	Deadman Timer (DMT)	293
16.0	Watchdog Timer (WDT)	301
	Input Capture	
18.0	Output Compare	309
19.0	Serial Peripheral Interface (SPI) and Inter-IC Sound (I ² S)	315
20.0	Serial Quad Interface (SQI)	325
21.0	Inter-Integrated Circuit (I ² C)	353
22.0	Universal Asynchronous Receiver Transmitter (UART)	361
23.0	Parallel Master Port (PMP)	369
24.0	External Bus Interface (EBI)	383
25.0	Real-Time Clock and Calendar (RTCC)	391
26.0	Crypto Engine	401
27.0	Random Number Generator (RNG)	421
	12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)	
29.0	Controller Area Network (CAN)	485
30.0	Ethernet Controller	523
31.0	Comparator	567
32.0	Comparator Voltage Reference (CVREF)	571
33.0	Power-Saving Features	575
34.0	Special Features	581
35.0	Instruction Set	605
36.0	Development Support	607
37.0	Electrical Characteristics	611
38.0	Extended Temperature Electrical Characteristics	663
39.0	252 MHz Electrical Characteristics	669
40.0	AC and DC Characteristics Graphs	675
41.0	Packaging Information	677
The I	Microchip Web Site	733
	omer Change Notification Service	
	omer Support	
Prod	uct Identification System	734

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2.1 Basic Connection Requirements

Getting started with the PIC32MZ EF family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and VSS pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- MCLR pin (see 2.3 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see 2.4 "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pin(s) may be required as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 μF (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The
 decoupling capacitors should be placed as close to
 the pins as possible. It is recommended that the
 capacitors be placed on the same side of the board
 as the device. If space is constricted, the capacitor
 can be placed on another layer on the PCB using a
 via; however, ensure that the trace length from the
 pin to the capacitor is within one-quarter inch
 (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.




FIGURE 4-2: MEMORY MAP FOR DEVICES WITH 1024 KB OF PROGRAM MEMORY AND 256 KB OF RAM^(1,2)

REGISTER 4-4: SBTxELOG2: SYSTEM BUS TARGET 'x' ERROR LOG REGISTER 2 ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	_		-		_	_	_	1
22.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8			_	-		_	-	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	R-0	R-0
7:0	_	_	_	_	_	_	GROU	P<1:0>

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-3 Unimplemented: Read as '0'

bit 1-0 GROUP<1:0>: Requested Permissions Group bits

11 = Group 3

10 = Group 2

01 = Group 1

00 = Group 0

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

REGISTER 4-5: SBTxECON: SYSTEM BUS TARGET 'x' ERROR CONTROL REGISTER ('x' = 0-13)

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
31:24	_	_	-	_	_	_	_	ERRP
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	-	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	_			_	_	_	_	_

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared

bit 31-25 Unimplemented: Read as '0'

bit 24 ERRP: Error Control bit

1 = Report protection group violation errors

0 = Do not report protection group violation errors

bit 23-0 Unimplemented: Read as '0'

Note: Refer to Table 4-6 for the list of available targets and their descriptions.

TABLE 7-3:	INTERRUPT	REGISTER	MAP	(CONTINUED)

ress f)	5	ø								Bi	ts								s,
Virtual Address (BF81_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	OFF002	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	VOFF<	17:16>	0000
0546	OFF002	15:0								VOFF<15:1>								_	0000
0540	OFF003	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0340	011003	15:0								VOFF<15:1>								_	0000
0550	OFF004	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0330	011004	15:0								VOFF<15:1>								_	0000
0554	OFF005	31:16	_	1	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0554	OFF005	15:0								VOFF<15:1>								_	0000
0558	OFF006	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0336	011000	15:0								VOFF<15:1>								_	0000
0550	OFF007	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0550	011007	15:0								VOFF<15:1>								_	0000
0560	OFF008	31:16	_	1	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0300	011000	15:0								VOFF<15:1>								_	0000
0564	OFF009	31:16	_	-	_	_	_	_	-	_	_	_	_	_	_	_	VOFF<	17:16>	0000
0304	011009	15:0								VOFF<15:1>								_	0000
0568	OFF010	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0300	011010	15:0								VOFF<15:1>								_	0000
0560	OFF011	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0300	011011	15:0								VOFF<15:1>								_	0000
0570	OFF012	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0370	011012	15:0								VOFF<15:1>								_	0000
0574	OFF013	31:16	_	_	_	_		_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0374	011013	15:0								VOFF<15:1>								_	0000
0578	OFF014	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	VOFF<	17:16>	0000
0370	011014	15:0								VOFF<15:1>								_	0000
057C	OFF015	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	VOFF<	17:16>	0000
3370	011010	15:0								VOFF<15:1>								_	0000
0580	OFF016	31:16	_	-	_	_	_	_	-	_			_	_	_	_	VOFF<	17:16>	0000
0360	טו דטוט	15:0								VOFF<15:1>								_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: All registers in this table with the exception of the OFFx registers, have corresponding CLR, SET, and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

 This bit or register is not available on 64-pin devices.

 - This bit or register is not available on devices without a CAN module.
 - 4:
 - This bit or register is not available on 100-pin devices.

 Bits 31 and 30 are not available on 64-pin and 100-pin devices; bits 29 through 14 are not available on 64-pin devices.
 - 6: Bits 31, 30, 29, and bits 5 through 0 are not available on 64-pin and 100-pin devices; bit 31 is not available on 124-pin devices; bit 22 is not available on 64-pin devices.
 - This bit or register is not available on devices without a Crypto module. This bit or register is not available on 124-pin devices. 7:

9.1 Prefetch Control Registers

TABLE 9-1: PREFETCH REGISTER MAP

	0								Bi	s								s
Register Name ⁽¹⁾	Bit Rang	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
DDECON	31:16	_	_	_	_	_	PFMSECEN	_	_	-	_	_	_	_	_	_	_	0000
PRECON	15:0		-	_	_	_	-	-	_	_	_	PREFE	N<1:0>	_	Р	FMWS<2:0	>	0007
DDECTAT	31:16	_	_	_	_	PFMDED	PFMSEC	_	_	_	_	_	_	_	_	_	_	0000
PKESTAI	15:0	_	_	_	_	_	_	_	_				PFMSEC	CNT<7:0>				0000
	PRECON	PRECON 31:16 15:0 PRESTAT 31:16	PRECON 31:16 — PRESTAT PRESTAT	PRESTAT PRE	## 31/15 30/14 29/13 PRECON 31:16	PRECON 23:16 — — — — — — — — — — — — — — — — — — —	## 31/15 30/14 29/13 28/12 27/11 PRECON 31:16 — — — — — — — — —	STATE STAT	PRECON 31:16 — — — — — — — — — — — — — — — — — — —	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 PRECON 31:16 — — — — — PFMSECEN — — — PRESTAT 31:16 — — — — PFMDED PFMSEC — —	Name	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 PRECON	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 PRECON 31:16 — — — — — PFMSECEN — — — — — PREFE PRESTAT 31:16 — — — — PFMDED PFMSEC — — — — — — — — — — — — — — — — — — —	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 PRECON	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 PRECON 15:0	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 PRECON 31:16	## 31/15 30/14 29/13 28/12 27/11 26/10 25/9 24/8 23/7 22/6 21/5 20/4 19/3 18/2 17/1 PRECON	No. No.

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.


PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family

12.4.5 OUTPUT MAPPING

In contrast to inputs, the outputs of the PPS options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPnR registers (Register 12-2) are used to control output mapping. Like the [pin name]R registers, each register contains sets of 4 bit fields. The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 12-3 and Figure 12-3).

A null output is associated with the output register reset value of '0'. This is done to ensure that remappable outputs remain disconnected from all output pins by default.

FIGURE 12-3: EXAMPLE OF MULTIPLEXING OF REMAPPABLE OUTPUT



12.4.6 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC32MZ EF devices include two features to prevent alterations to the peripheral map:

- · Control register lock sequence
- Configuration bit select lock

12.4.6.1 Control Register Lock

Under normal operation, writes to the RPnR and [pin name]R registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK Configuration bit (CFGCON<13>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear the IOLOCK bit, an unlock sequence must be executed. Refer to **Section 42.** "Oscillators with Enhanced PLL" in the "PIC32 Family Reference Manual" for details.

12.4.6.2 Configuration Bit Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPnR and [pin name]R registers. The IOL1WAY Configuration bit (DEVCFG3<29>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the PPS control registers cannot be written to. The only way to clear the bit and reenable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session.

TABLE 12-6: PORTC REGISTER MAP FOR 100-PIN, 124-PIN, AND 144-PIN DEVICES ONLY

ess		•								Bits									
Virtual Address (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	ANSELC	31:16	_	_	_	_	_	_	_	_	_		_	_	_		_	_	0000
0200	ANOLLO	15:0	_	_	_	_	_	_	_		_	_	_	ANSC4	ANSC3	ANSC2	ANSC1		001E
0210	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0210		15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	F01E
0220	PORTC	31:16	-	_	_	_	_	_	_		_	_	_	_	_	_	_		0000
OZZO	1 01110	15:0	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1		xxxx
0230	LATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	2,110	15:0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	_	LATC4	LATC3	LATC2	LATC1		xxxx
0240	ODCC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
02.10		15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	0000
0250	CNPUC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
0200		15:0	CNPUC15	CNPUC14	CNPUC13	CNPUC12	_	_	_	_	_	_	_	CNPUC4	CNPUC3	CNPUC2	CNPUC1		0000
0260	CNPDC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_		0000
0200		15:0	CNPDC15	CNPDC14	CNPDC13	CNPDC12	_	_	_	_	_	_	_	CNPDC4	CNPDC3	CNPDC2	CNPDC1	_	0000
	1	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
0270	CNCONC	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0280	CNENC	31:16	_	_		_	_	_		_	_	-	_	_	_	_	_	_	0000
0200	CINEINC	15:0	CNENC15	CNENC14	CNENC13	CNENC12								CNENC4	CNENC3	CNENC2	CNENC1	_	0000
0200	CNSTATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0290	CNSTATO	15:0	CNSTATC15	CNSTATC14	CNSTATC13	CNSTATC12	_	_					_	CNSTATC4	CNSTATC3	CNSTATC2	CNSTATC1	_	0000
02.40	CNNEC	31:16		_		_	_	_		_	_		_	_	_	_	_	_	0000
02A0	CININEC	15:0	CNNEC15	CNNEC14	CNNEC13	CNNEC12	_	_	_	_	_	_	_	CNNEC4	CNNEC3	CNNEC2	CNNEC1	_	0000
0280	CNEC	31:16		_		_	_	_		_	_		_	_	_	_	_	_	0000
02B0	CNFC	15:0	CNFC15	CNFC14	CNFC13	CNFC12	_	_	_	_	_	_	_	CNFC4	CNFC3	CNFC2	CNFC1	_	0000

.egend: x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

TABLE 12-23: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP (CONTINUED)

SS										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1620	RPE8R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1020	TKI LOIK	15:0	-	_	_	_	_	_	_	_	-	-	_	_		RPE8I	R<3:0>		0000
1624	RPE9R ⁽¹⁾	31:16		_	_	_				_	_			_	_		_	_	0000
.02		15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPE9	R<3:0>		0000
1640	RPF0R	31:16				_						_			_	_		_	0000
		15:0	_	_		_			_				_			RPF0I	R<3:0>		0000
1644	RPF1R	31:16 15:0		_	_	_	_	_	_	_		_	_	_	_	— DDE41	R<3:0>	_	0000
		31:16		_	_	_		_	_				_	_	_	KPFII	<3:U>	_	0000
1648	RPF2R ⁽¹⁾	15:0			-											PDF2I	R<3:0>	_	0000
		31:16														— IXI 1 ZI	_	_	0000
164C	RPF3R	15:0	_	_	_	_		_	_	_	_	_	_	_		RPF3I	R<3:0>		0000
		31:16		_	_	_	_	_	_	_			_	_	_	_	_	_	0000
1650	RPF4R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF4I	R<3:0>		0000
		31:16		_	_	_	_	_	_	_			_	_	_	_	_	_	0000
1654	RPF5R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF5I	R<3:0>		0000
4000	RPF8R ⁽¹⁾	31:16	-	_	_	_	_	_	_	_	1		_	_	_	_	_	_	0000
1660	RPF8R**	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPF8I	R<3:0>		0000
1670	RPF12R ⁽¹⁾	31:16	-	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	0000
1070	KET IZK	15:0		_	_	_		_	_	_	_		_	_		RPG12	R<3:0>		0000
1674	RPF13R ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1074	1010	15:0				_		_	_	_			_			RPG0	R<3:0>		0000
1680	RPG0R ⁽¹⁾	31:16		_	_	_		_	_	_			_	_	_	_	_	_	0000
		15:0		_			_							_			R<3:0>		0000
1684	RPG1R ⁽¹⁾	31:16				_		_	_	_						_	_	_	0000
		15:0			_	_				_				_			R<3:0>		0000
1698	RPG6R	31:16		_	_	_		_	_	_	_	_		_	_	— DDC6	R<3:0>	_	0000
		15:0 31:16		_	_	_	_	_	_	_			_						0000
169C	RPG7R	15:0			_								_	_		PPG7	R<3:0>		0000
		31:16													_			_	0000
16A0	RPG8R	15:0			_											RPG8	R<3:0>		0000
		31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
16A4	RPG9R	15:0	_	_	_	_	_	_	_	_	_	_	_	_		RPG9	R<3:0>		0000
Logona	L	known v	roluo on Po		nimplomor	tod rood o	o '0' Pono	t voluee ere		hovodooim						111 031	1 70.07		3000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register is not available on 64-pin devices.

2: This register is not available on 64-pin and 100-pin devices.

REGISTER 16-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
31:24				WDTCLRI	<ey<15:8></ey<15:8>			
00.40	W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
23:16				WDTCLR	KEY<7:0>			
45.0	R/W-y	U-0	U-0	R-y	R-y	R-y	R-y	R-y
15:8	ON ⁽¹⁾	_	_			RUNDIV<4:0)>	
7.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
7:0	_	_	_	_	_	_	_	WDTWINEN

Legend:y = Values set from Configuration bits on PORR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-16 WDTCLRKEY: Watchdog Timer Clear Key bits

To clear the Watchdog Timer to prevent a time-out, software must write the value 0x5743 to this location using a single 16-bit write.

bit 15 **ON:** Watchdog Timer Enable bit⁽¹⁾

1 = The WDT is enabled 0 = The WDT is disabled

bit 14-13 Unimplemented: Read as '0'

bit 12-8 RUNDIV<4:0>: Watchdog Timer Postscaler Value bits

On reset, these bits are set to the values of the WDTPS<4:0> Configuration bits in DEVCFG1.

bit 7-1 Unimplemented: Read as '0'

bit 0 WDTWINEN: Watchdog Timer Window Enable bit

1 = Enable windowed Watchdog Timer0 = Disable windowed Watchdog Timer

Note 1: This bit only has control when the FWDTEN bit (DEVCFG1<23>) = 0.

REGISTER 20-4: SQI1CON: SQI CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	r-0	R/W-0
31:24		_	_	_			_	SCHECK
22.40	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
23:16		DASSERT	DEVSE	L<1:0>	LANEMO	DDE<1:0>	CMDIN	IT<1:0>
45.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8				TXRXCOU	NT<15:8>			
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0				TXRXCOU	NT<7:0>			

Legend:r = ReservedR = Readable bitW = Writable bitU = Unimplemented bit, read as '0'<math>-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 31-26 Unimplemented: Read as '0'

bit 25 Reserved: Must be programmed as '0'

bit 24 SCHECK: Flash Status Check bit

1 = Check the status of the Flash

0 = Do not check the status of the Flash

bit 23 Unimplemented: Read as '0'

bit 22 DASSERT: Chip Select Assert bit

1 = Chip Select is deasserted after transmission or reception of the specified number of bytes

0 = Chip Select is not deasserted after transmission or reception of the specified number of bytes

bit 21-20 DEVSEL<1:0>: SQI Device Select bits

11 = Reserved

10 = Reserved

01 = Select Device 1

00 = Select Device 0

bit 19-18 LANEMODE<1:0>: SQI Lane Mode Select bits

11 = Reserved

10 = Quad Lane mode

01 = Dual Lane mode

00 = Single Lane mode

bit 17-16 CMDINIT<1:0>: Command Initiation Mode Select bits

If it is Transmit, commands are initiated based on a write to the transmit register or the contents of TX FIFO. If CMDINIT is Receive, commands are initiated based on reads to the read register or RX FIFO availability.

11 = Reserved

10 = Receive

01 = Transmit

00 = Idle

bit 15-0 TXRXCOUNT<15:0>: Transmit/Receive Count bits

These bits specify the total number of bytes to transmit or receive (based on CMDINIT).

REGISTER 25-4: RTCDATE: REAL-TIME CLOCK DATE VALUE REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
31:24		YEAR1	0<3:0>			YEAR0	1<3:0>	
22.40	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
23:16		MONTH ²	10<3:0>			MONTH	01<3:0>	
45.0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
15:8		DAY10	<3:0>			DAY01	<3:0>	
7.0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x
7:0	_	_	_	_		WDAY0	1<3:0>	

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 YEAR10<3:0>: Binary-Coded Decimal Value of Years bits, 10 digits

bit 27-24 YEAR01<3:0>: Binary-Coded Decimal Value of Years bits, 1 digit

bit 23-20 MONTH10<3:0>: Binary-Coded Decimal Value of Months bits, 10 digits; contains a value from 0 to 1

bit 19-16 MONTH01<3:0>: Binary-Coded Decimal Value of Months bits, 1 digit; contains a value from 0 to 9

bit 15-12 DAY10<3:0>: Binary-Coded Decimal Value of Days bits, 10 digits; contains a value from 0 to 3

bit 11-8 DAY01<3:0>: Binary-Coded Decimal Value of Days bits, 1 digit; contains a value from 0 to 9

bit 7-4 Unimplemented: Read as '0'

bit 3-0 WDAY01<3:0>: Binary-Coded Decimal Value of Weekdays bits,1 digit; contains a value from 0 to 6

Note: This register is only writable when RTCWREN = 1 (RTCCON<3>).

REGISTER 30-31: EMAC1MCFG: ETHERNET CONTROLLER MAC MII MANAGEMENT CONFIGURATION REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_					_	_	_
23:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	_					_	_	_
15:8	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
13.6	RESETMGMT	_	_	_	_	_	_	_
7:0	U-0	U-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7.0	_	_		CLKSEI	NOPRE	SCANINC		

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-16 Unimplemented: Read as '0'

bit 15 RESETMGMT: Test Reset MII Management bit

1 = Reset the MII Management module

0 = Normal Operation

bit 14-6 Unimplemented: Read as '0'

bit 5-2 CLKSEL<3:0>: MII Management Clock Select 1 bits⁽¹⁾

These bits are used by the clock divide logic in creating the MII Management Clock (MDC), which the IEEE 802.3 Specification defines to be no faster than 2.5 MHz. Some PHYs support clock rates up to 12.5 MHz.

bit 1 NOPRE: Suppress Preamble bit

1 = The MII Management will perform read/write cycles without the 32-bit preamble field. Some PHYs support suppressed preamble

0 = Normal read/write cycles are performed

bit 0 **SCANINC:** Scan Increment bit

1 = The MII Management module will perform read cycles across a range of PHYs. The read cycles will start from address 1 through the value set in EMAC1MADR<PHYADDR>

0 = Continuous reads of the same PHY

Note 1: Table 30-7 provides a description of the clock divider encoding.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

TABLE 30-7: MIIM CLOCK SELECTION

MIIM Clock Select	EMAC1MCFG<5:2>
TPBCLK5 divided by 4	000x
TPBCLK5 divided by 6	0010
TPBCLK5 divided by 8	0011
TPBCLK5 divided by 10	0100
TPBCLK5 divided by 14	0101
TPBCLK5 divided by 20	0110
TPBCLK5 divided by 28	0111
TPBCLK5 divided by 40	1000
TPBCLK5 divided by 48	1001
TPBCLK5 divided by 50	1010
Undefined	Any other combination

TABLE 33-2: PERIPHERAL MODULE DISABLE REGISTER SUMMARY

ess				Bits												"			
Virtual Address (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0040	PMD1	31:16	_	ı	_	_	I	_	_	_		_		_	_	_	_	_	0000
0040	TIMET	15:0	_	_	_	CVRMD	_	_	_	_	_	_	_	_	_	_	_	ADCMD	0000
0050	950 PMD2	31:16	_		_	_		_	_	_	_	_	_	_	_	_	_	_	0000
0030	FIVIDZ	15:0			_	_		_	_	_	_	_	-	_	_	_	CMP2MD	CMP1MD	0000
0060	PMD3	31:16		1		-	_	_	_	OC9MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
0000	FIVIDS	15:0		1		-	_	_	_	IC9MD	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	0000
0070	PMD4	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0070	FIVID4	15:0	_		_	_		_	_	T9MD	T8MD	T7MD	T6MD	T5MD	T4MD	T3MD	T2MD	T1MD	0000
0080	PMD5	31:16		1	CAN2MD	CAN1MD	_	_	_	USBMD	_	_	_	I2C5MD	I2C4MD	I2C3MD	I2C2MD	I2C1MD	0000
0000	PIVIDS	15:0	1	_	SPI6MD	SPI5MD	SPI4MD	SPI3MD	SPI2MD	SPI1MD	_	_	U6MD	U5MD	U4MD	U3MD	U2MD	U1MD	0000
0000	PMD6	31:16	1	-	_	ETHMD	_	_	_	_	SQI1MD	_	_	_	_	_	EBIMD	PMPMD	0000
0090	PIVIDO	15:0	_	_	_	_	REFO4MD	REFO3MD	REFO2MD	REFO1MD	_	_	_	_	_	_	_	RTCCMD	0000
0040	PMD7	31:16	_		_	_	I	_	_	_	_	CRYPTMD	_	RNGMD	_	_	_	_	0000
00A0	PIVID/	15:0	_	_	_	_	_	_	_	_	_	_	_	DMAMD	_	_	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

PIC32MZ Embedded Connectivity with Floating Point Unit (EF) Family




FIGURE 37-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 37-33: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHA	ARACTERIS'	псѕ	Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended							
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions			
SP70	TscL	SCKx Input Low Time (Note 3)	Tsck/2	_		ns	_			
SP71	TscH	SCKx Input High Time (Note 3)	Tsck/2	_	_	ns	_			
SP72	TscF	SCKx Input Fall Time	_	_	10	ns	_			
SP73	TscR	SCKx Input Rise Time	_	_	10	ns	_			
SP30	TDOF	SDOx Data Output Fall Time (Note 4)	_	_	_	ns	See parameter DO32			
SP31	TDOR	SDOx Data Output Rise Time (Note 4)	_	_	_	ns	See parameter DO31			
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	10	ns	VDD > 2.7V			
	TscL2doV	SCKx Edge	_	_	15	ns	VDD < 2.7V			
SP40	TDIV2SCH, TDIV2SCL	Setup Time of SDIx Data Input to SCKx Edge	0	_	_	ns	_			
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	7	_	_	ns	_			

- **Note 1:** These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 20 ns.
 - 4: Assumes 30 pF load on all SPIx pins.

FIGURE 37-20: CANX MODULE I/O TIMING CHARACTERISTICS




TABLE 37-37: CANX MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.1V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol Characteristic ⁽¹⁾		Min	Typ ⁽²⁾	Max	Units	Conditions			
CA10	TioF	Port Output Fall Time	_	_	_	ns	See parameter DO32			
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter DO31			
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700	_	_	ns	_			

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

39.0 252 MHz ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MZ EF electrical characteristics for devices running at 252 MHz. Additional information will be provided in future revisions of this document as it becomes available.

The specifications for 252 MHz are identical to those shown in **37.0** "Electrical Characteristics" including absolute maximum ratings, with the exception of the parameters listed in this chapter.

Parameters in this chapter begin with the letter "M", which denotes 252 MHz operation. For example, parameter DC27a in **37.0** "Electrical Characteristics", is the up to 200 MHz operation equivalent for MDC27a.

41.0 PACKAGING INFORMATION

41.1 Package Marking Information


64-Lead QFN (9x9x0.9 mm)



Example



64-Lead TQFP (10x10x1 mm)



Example



100-Lead TQFP (14x14x1 mm)



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (@3)
can be found on the outer packaging for this package.

bte: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

APPENDIX A: MIGRATING FROM PIC32MX5XX/6XX/7XX TO PIC32MZ EF

This appendix provides an overview of considerations for migrating from PIC32MX5XX/6XX/7XX devices to the PIC32MZ EF family of devices. The code developed for PIC32MX5XX/6XX/7XX devices can be ported to PIC32MZ EF devices after making the appropriate changes outlined in the following sections.

The PIC32MZ EF devices are based on a new architecture, and feature many improvements and new capabilities over PIC32MX5XX/6XX/7XX devices.

A.1 Oscillator and PLL Configuration

Because the maximum speed of the PIC32MZ EF family is greater, the configuration of the oscillator is different from prior PIC32MX5XX/6XX/7XX devices.

Table A-1 summarizes the differences (indicated by **Bold** type) between the family devices for the oscillator.

TABLE A-1: OSCILLATOR CONFIGURATION DIFFERENCES

PIC32MX5XX/6XX/7XX Feature	PIC32MZ EF Feature
Primary Oscillat	or Configuration
On PIC32MX devices, XT mode had to be selected if the input frequency was in the 3 MHz to 10 MHz range (4-10 for PLL), and HS mode had to be selected if the input frequency was in the 10 MHz to 20 MHz range.	On PIC32MZ EF devices, HS mode has a wider input frequency range (4 MHz to 12 MHz). The bit setting of '01' is Reserved.
POSCMOD<1:0> (DEVCFG1<9:8>) 11 = Primary Oscillator disabled 10 = HS Oscillator mode selected 01 = XT Oscillator mode selected 00 = External Clock mode selected	POSCMOD<1:0> (DEVCFG1<9:8>) 11 = Primary Oscillator disabled 10 = HS Oscillator mode selected 01 = Reserved 00 = External Clock mode selected
On PIC32MX devices, crystal mode could be selected with the HS or XT POSC setting, but an external oscillator could be fed into the OSC1/CLKI pin and the part would operate normally.	On PIC32MZ devices, this option is not available. External oscillator signals should only be fed into the OSC1/CLKI pin with the POSC set to EC mode.
Oscillator	Selection
On PIC32MX devices, clock selection choices are as follows: FNOSC<2:0> (DEVCFG1<2:0>) NOSC<2:0> (OSCCON<10:8>) 111 = FRCDIV 110 = FRCDIV16 101 = LPRC 100 = SOSC 011 = POSC with PLL module	On PIC32MZ EF devices, clock selection choices are as follows: FNOSC<2:0> (DEVCFG1<2:0>) NOSC<2:0> (OSCCON<10:8>) 111 = FRCDIV 110 = Reserved 101 = LPRC 100 = SOSC 011 = Reserved
010 = POSC (XT, HS, EC) 001 = FRCDIV+PLL 000 = FRC COSC<2:0> (OSCCON<14:12>) 111 = FRC divided by FRCDIV	010 = POSC (HS or EC) 001 = System PLL (SPLL) 000 = FRCDIV COSC<2:0> (OSCCON<14:12>) 111 = FRC divided by FRCDIV
110 = FRC divided by 16 101 = LPRC 100 = SOSC 011 = POSC + PLL module 010 = POSC	110 = BFRC 101 = LPRC 100 = SOSC 011 = Reserved 010 = POSC
001 = FRCPLL 000 = FRC	001 = System PLL 000 = FRC divided by FRCDIV

B.3 CPU

The CPU in PIC32MZ EC devices is the microAptiv[™] MPU architecture. The CPU in the PIC32MZ EF devices is the Series 5 Warrior M-Class M5150 MPU architecture. Most PIC32MZ EF M-Class core features are identical to the microAptiv[™] core in PIC32MZ EC devices. The main differences are that in PIC32MZ EF devices, a floating-point unit (FPU) is included for improved math performance, and PC Sampling for performance measurement.

B.4 System Bus

The system bus on PIC32MZ EF devices is similar to the system bus on PIC32MZ EC devices. There are two key differences listed in Table B-3.

TABLE B-3: SYSTEM BUS DIFFERENCES

PIC32MZ EC Feature	PIC32MZ EF Feature							
Permission Groups during NMI								
On PIC32MZ EC devices, the permission group in which the CPU is part of is lost during NMI handling, and must be manually restored.	On PIC32MZ EF devices, the prior permission group is preserved, and is restored when the CPU returns from the NMI handler.							
DMA Access								
The DMA can access the peripheral registers on Peripheral Bus 1.	On PIC32MZ EF devices, the DMA no longer has access to registers on Peripheral Bus 1. Refer to Table 4-4 for details on which peripherals are now excluded.							

B.5 Flash Controller

The Flash controller on PIC32MZ EF devices adds the ability both to control boot Flash aliasing, and for locking the current swap settings. Table B-4 lists theses differences.

TABLE B-4: FLASH CONTROLLER DIFFERENCES

Aliasing On PIC32MZ EF devices, the initial Boot Flash aliasing is
On PIC32MZ FF devices, the initial Boot Flash aliasing is
(NVMCON<6>) reflects the state of the aliasing, and can be modified to change it during run-time.
BFSWAP (NVMCON<6>) 1 = Boot Flash Bank 2 is mapped to the lower boot alias, and Boot Flash bank 1 is mapped to the upper boot alias 0 = Boot Flash Bank 1 is mapped to the lower boot alias, and Boot Flash Bank 2 is mapped to the upper boot alias
Swap Locking
On PIC32MZ EF devices, a new control, SWAPLOCK<1:0> (NVMCON2<7:6>) allows the locking of PFSWAP and BFSWAP bits, and can restrict any further changes.
SWAPLOCK<1:0> (NVMCON2<7:6>) 11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable 10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable 01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable 00 = PFSWAP and BFSWAP are writable and SWAPLOCK is