

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	MIPS32® M-Class
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, PMP, SPI, SQI, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, POR, PWM, WDT
Number of I/O	120
Program Memory Size	2MB (2M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	2.1V ~ 3.6V
Data Converters	A/D 48x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-TFBGA
Supplier Device Package	144-TFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic32mz2048efm144-i-jwx

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC32MZ EF family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2.1 Basic Connection Requirements

Getting started with the PIC32MZ EF family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All VDD and Vss pins (see 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins, even if the ADC module is not used (see 2.2 "Decoupling Capacitors")
- MCLR pin (see 2.3 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins, used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **2.4** "ICSP Pins")
- OSC1 and OSC2 pins, when external oscillator source is used (see 2.7 "External Oscillator Pins")

The following pin(s) may be required as well:

VREF+/VREF- pins, used when external voltage reference for the ADC module is implemented.

Note: The AVDD and AVSS pins must be connected, regardless of ADC use and the ADC voltage reference source.

2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of $0.1 \ \mu F$ (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended that the capacitors be placed on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μ F in parallel with 0.001 μ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

TABLE 4-6: SYSTEM BUS TARGETS AND ASSOCIATED PROTECTION REGISTERS (CONTINUED)

				SBTxREG	SBTxRDy Register		SBTxWRy Register					
Target Number	Target Description ⁽⁵⁾	Name	Region Base (BASE<21:0>) (see Note 2)	Physical Start Address	Region Size (SIZE<4:0>) (see Note 3)	Region Size	Priority (PRI)	Priority Level	Name	Read Permission (GROUP3, GROUP2, GROUP1, GROUP0)	Name	Write Permission (GROUP3, GROUP2, GROUP1, GROUP0)
	Peripheral Set 2:	SBT6REG0	R	0x1F820000	R	64 KB	—	0	SBT6RD0	R/W ⁽¹⁾	SBT6WR0	R/W ⁽¹⁾
6	I2C1-I2C5 UART1-UART6 PMP	SBT6REG1	R/W	R/W	R/W	R/W	-	3	SBT6RD1	R/W ⁽¹⁾	SBT6WR1	R/W ⁽¹⁾
	Peripheral Set 3:	SBT7REG0	R	0x1F840000	R	64 KB	—	0	SBT7RD0	R/W ⁽¹⁾	SBT7WR0	R/W ⁽¹⁾
7	IC1-IC9 OC1-OC9 ADC Comparator 1 Comparator 2	SBT7REG1	R/W	R/W	R/W	R/W	_	3	SBT7RD1	R/W ⁽¹⁾	SBT7WR1	R/W ⁽¹⁾
0	Peripheral Set 4:	SBT8REG0	R	0x1F860000	R	64 KB	—	0	SBT8RD0	R/W ⁽¹⁾	SBT8WR0	R/W ⁽¹⁾
0	FORIA-FORIK	SBT8REG1	R/W	R/W	R/W	R/W	—	3	SBT8RD1	R/W ⁽¹⁾	SBT8WR1	R/W ⁽¹⁾
	Peripheral Set 5:	SBT9REG0	R	0x1F880000	R	64 KB	—	0	SBT9RD0	R/W ⁽¹⁾	SBT9WR0	R/W ⁽¹⁾
9	CAN2 Ethernet Controller	SBT9REG1	R/W	R/W	R/W	R/W	—	3	SBT9RD1	R/W ⁽¹⁾	SBT9WR1	R/W ⁽¹⁾
10	Peripheral Set 6: USB	SBT10REG0	R	0x1F8E3000	R	4 KB	_	0	SBT10RD0	R/W ⁽¹⁾	SBT10WR0	R/W ⁽¹⁾
11	External Memory via SQI1 and	SBT11REG0	R	0x30000000	R	64 MB	—	0	SBT11RD0	R/W ⁽¹⁾	SBT11WR0	R/W ⁽¹⁾
		SBT11REG1	R	0x1F8E2000	R	4 KB	—	3	SBT11RD1	R/W ⁽¹⁾	SBT11WR1	R/W ⁽¹⁾
12	Peripheral Set 7: Crypto Engine	SBT12REG0	R	0x1F8E5000	R	4 KB	_	0	SBT12RD0	R/W ⁽¹⁾	SBT12WR0	R/W ⁽¹⁾
13	Peripheral Set 8: RNG Module	SBT13REG0	R	0x1F8E6000	R	4 KB	—	0	SBT13RD0	R/W ⁽¹⁾	SBT13WR0	R/W ⁽¹⁾
Leaend:	R = Read: $R/W = Re$	ead/Write:	'x' in a registe	er name = 0-13:	'v' in	n a register na	ame = 0-8.					

Legend: R = Read;R/W = Read/Write; 'y' in a register name = 0-8.

Reset values for these bits are '0', '1', '1', '1', respectively. Note 1:

2:

The BASE<21:0> bits must be set to the corresponding Physical Address and right shifted by 10 bits. For Read-only bits, this value is set by hardware on Reset. The SIZE<4:0> bits must be set to the corresponding Region Size, based on the following formula: Region Size = 2^(SIZE-1) x 1024 bytes. For read-only bits, this value is set by hardware on Reset. 3:

Refer to the Device Memory Maps (Figure 4-1 through Figure 4-4) for specific device memory sizes and start addresses. 4:

5: See Table 4-1for information on specific target memory size and start addresses.

6: The SBTxREG1 SFRs are reserved, and therefore, are not listed in this table for this target.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	—	—	—	—	—	—	—	—
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—		—	—
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	—	—	—	—	—	—	—	—
7.0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
7:0	SWAPLO	DCK<1:0>		_				

REGISTER 5-2: NVMCON2: FLASH PROGRAMMING CONTROL REGISTER 2

Legend:	HC = Hardware Set	HC = Hardware Cleared	
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-8 Unimplemented: Read as '0'

- bit 7-6 SWAPLOCK<1:0>: Flash Memory Swap Lock Control bits
 - 11 = PFSWAP and BFSWAP are not writable and SWAPLOCK is not writable
 - 10 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
 - 01 = PFSWAP and BFSWAP are not writable and SWAPLOCK is writable
 - 00 = PFSWAP and BFSWAP are writable and SWAPLOCK is writable

bit 5-0 Unimplemented: Read as '0'

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit Bit 28/20/12/4 27/19/11/3		Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0				
24.24	R/W-1	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
31:24	PWPULOCK	—	—	—	—	—	—	—				
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
23:16	PWP<23:16>											
45.0	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0				
15:8	PWP<15:8>											
7.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
7:0				PWP<	:7:0>							

REGISTER 5-7: NVMPWP: PROGRAM FLASH WRITE-PROTECT REGISTER

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31 PWPULOCK: Program Flash Memory Page Write-protect Unlock bit

1 = Register is not locked and can be modified

0 = Register is locked and cannot be modified

This bit is only clearable and cannot be set except by any reset.

bit 30-24 Unimplemented: Read as '0'

bit 23-0 PWP<23:0>: Flash Program Write-protect (Page) Address bits

Physical memory below address 0x1Dxxxxxx is write protected, where 'xxxxxx' is specified by PWP<23:0>. When PWP<23:0> has a value of '0', write protection is disabled for the entire program Flash. If the specified address falls within the page, the entire page and all pages below the current page will be protected.

Note: The bits in this register are only writable when the NVMKEY unlock sequence is followed.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
31:24	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		PRI7SS	<3:0> ⁽¹⁾		PRI6SS<3:0> ⁽¹⁾					
00.40	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
23:16		PRI5SS	<3:0> ⁽¹⁾			PRI4SS<3:0> ⁽¹⁾				
15.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
10.0		PRI3S	S<3:0>		PRI2SS<3:0> ⁽¹⁾					
7.0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0		
7:0		PRI1SS	<3:0> ⁽¹⁾		_		—	SS0		

REGISTER 7-2: PRISS: PRIORITY SHADOW SELECT REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re-	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-28 **PRI7SS<3:0>:** Interrupt with Priority Level 7 Shadow Set bits⁽¹⁾

1xxx = Reserved (by default, an interrupt with a priority level of 7 uses Shadow Set 0) 0111 = Interrupt with a priority level of 7 uses Shadow Set 7 0110 = Interrupt with a priority level of 7 uses Shadow Set 6 0001 = Interrupt with a priority level of 7 uses Shadow Set 1 0000 = Interrupt with a priority level of 7 uses Shadow Set 0 bit 27-24 **PRI6SS<3:0>:** Interrupt with Priority Level 6 Shadow Set bits⁽¹⁾ 1xxx = Reserved (by default, an interrupt with a priority level of 6 uses Shadow Set 0) 0111 = Interrupt with a priority level of 6 uses Shadow Set 7 0110 = Interrupt with a priority level of 6 uses Shadow Set 6 0001 = Interrupt with a priority level of 6 uses Shadow Set 1 0000 = Interrupt with a priority level of 6 uses Shadow Set 0 bit 23-20 PRI5SS<3:0>: Interrupt with Priority Level 5 Shadow Set bits⁽¹⁾ 1xxx = Reserved (by default, an interrupt with a priority level of 5 uses Shadow Set 0) 0111 = Interrupt with a priority level of 5 uses Shadow Set 7 0110 = Interrupt with a priority level of 5 uses Shadow Set 6 0001 = Interrupt with a priority level of 5 uses Shadow Set 1 0000 = Interrupt with a priority level of 5 uses Shadow Set 0 bit 19-16 PRI4SS<3:0>: Interrupt with Priority Level 4 Shadow Set bits⁽¹⁾ 1xxx = Reserved (by default, an interrupt with a priority level of 4 uses Shadow Set 0) 0111 = Interrupt with a priority level of 4 uses Shadow Set 7 0110 = Interrupt with a priority level of 4 uses Shadow Set 6 0001 = Interrupt with a priority level of 4 uses Shadow Set 1 0000 = Interrupt with a priority level of 4 uses Shadow Set 0



12.2 Registers for Slew Rate Control

Some I/O pins can be configured for various types of slew rate control on its associated port. This is controlled by the Slew Rate Control bits in the SRCON1x and SRCON0x registers that are associated with each I/O port. The slew rate control is configured using the corresponding bit in each register, as shown in Table 12-1.

As an example, writing 0x0001, 0x0000 to SRCON1A and SRCON0A, respectively, will enable slew rate control on the RA0 pin and sets the slew rate to the slow edge rate.

SRCON1x	SRCON0x	Description
1	1	Slew rate control is enabled and is set to the slowest edge rate.
1	0	Slew rate control is enabled and is set to the slow edge rate.
0	1	Slew rate control is enabled and is set to the medium edge rate.
0	0	Slew rate control is disabled and is set to the fastest edge rate.

TABLE 12-1: SLEW RATE CONTROL BIT SETTINGS

Note: By default, all of the Port pins are set to the fastest edge rate.

12.3 CLR, SET, and INV Registers

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

12.4 Peripheral Pin Select (PPS)

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. The challenge is even greater on low pin-count devices. In an application where more than one peripheral needs to be assigned to a single pin, inconvenient workarounds in application code or a complete redesign may be the only option. PPS configuration provides an alternative to these choices by enabling peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the device to their entire application, rather than trimming the application to fit the device.

The PPS configuration feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of most digital peripherals to these I/O pins. PPS is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

12.4.1 AVAILABLE PINS

The number of available pins is dependent on the particular device and its pin count. Pins that support the PPS feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable port number.

12.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the PPS are all digitalonly peripherals. These include general serial communications (UART, SPI, and CAN), general purpose timer clock inputs, timer-related peripherals (input capture and output compare), interrupt-on-change inputs, and reference clocks (input and output).

In comparison, some digital-only peripheral modules are never included in the PPS feature. This is because the peripheral's function requires special I/O circuitry on a specific port and cannot be easily connected to multiple pins. These modules include I²C among others. A similar requirement excludes all modules with analog inputs, such as the Analog-to-Digital Converter (ADC).

A key difference between remappable and non-remappable peripherals is that remappable peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non-remappable peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

When a remappable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Remappable peripherals never take priority over any analog functions associated with the pin.

Peripheral Pin	[pin name]R SFR	[pin name]R bits	[<i>pin name</i>]R Value to RPn Pin Selection			
INT3	INT3R	INT3R<3:0>	0000 = RPD2			
T2CK	T2CKR	T2CKR<3:0>	0001 = RPG8			
T6CK	T6CKR	T6CKR<3:0>	0010 = RPF4			
IC3	IC3R	IC3R<3:0>	-0011 = RPD10			
IC7	IC7R	IC7R<3:0>	0100 = RPB9			
U1RX	U1RXR	U1RXR<3:0>	0110 = RPB10			
U2CTS	U2CTSR	U2CTSR<3:0>	0111 = RPC14			
U5RX	U5RXR	U5RXR<3:0>	1000 = RPB5			
U6CTS	U6CTSR	U6CTSR<3:0>	-1001 = Reserved			
SDI1	SDI1R	SDI1R<3:0>	1010 = RPD14(1)			
SDI3	SDI3R	SDI3R<3:0>	$1100 = \text{RPG1}^{(1)}$			
SDI5 ⁽¹⁾	SDI5R ⁽¹⁾	SDI5R<3:0> ⁽¹⁾	1101 = RPA14 ⁽¹⁾			
SS6 ⁽¹⁾	SS6R ⁽¹⁾	SS6R<3:0> ⁽¹⁾	1110 = RPD6 ⁽²⁾			
REFCLKI1	REFCLKI1R	REFCLKI1R<3:0>	1111 = Reserved			
INT4	INT4R	INT4R<3:0>	0000 = RPD3			
T5CK	T5CKR	T5CKR<3:0>	0001 = RPG7			
T7CK	T7CKR	T7CKR<3:0>				
IC4	IC4R	IC4R<3:0>	0100 = RPF0			
IC8	IC8R	IC8R<3:0>				
U3RX	U3RXR	U3RXR<3:0>	0111 = RPC13			
U4CTS	U4CTSR	U4CTSR<3:0>	1000 = RPB3 1001 = Reserved			
SDI2	SDI2R	SDI2R<3:0>	$1010 = \text{RPC4}^{(1)}$			
SDI4	SDI4R	SDI4R<3:0>	$-1011 = \text{RPD15}^{(1)}$ 1100 = RPG0 ⁽¹⁾			
C1RX ⁽³⁾	C1RXR ⁽³⁾	C1RXR<3:0> ⁽³⁾	1101 = RPA15 ⁽¹⁾			
REFCLKI4	REFCLKI4R	REFCLKI4R<3:0>				
INT2	INT2R	INT2R<3:0>	0000 = RPD9			
T3CK	T3CKR	T3CKR<3:0>	0001 = RPG6			
TRCK	TRCKR	T8CKR<3:0>	0010 = RPB8			
	IC2R	IC2R<3:0>				
102	IC5R	IC5R<3:0>	-0100 = RPD4			
109	IC9R		0101 = RPE3			
	U1CTSR		0111 = RPB7			
LI2RX	LI2RXR		1000 = Reserved			
USCTS	USCISR		$-1001 = \text{RPF12}^{(1)}$			
<u>SS1</u>	SS1R	SS1R-3.0>	1010 = RPD12(')			
<u> </u>	SS3R	SS3R-3.0~	1100 = RPC3(1)			
		QQ/ID_200	1101 = RPE9 ⁽¹⁾			
<u> </u>	<u>د د د د د د د د د د د د د د د د د د د </u>	SS4R50.02 SS5P -2.0~(1)	1110 = Reserved			
C2RX ⁽³⁾	C2RXR ⁽³⁾	C2RXR<3.0>(3)	1111 = Reserved			

TABLE 12-2: INPUT PIN SELECTION

Note 1: This selection is not available on 64-pin devices.

2: This selection is not available on 64-pin or 100-pin devices.

3: This selection is not available on devices without a CAN module.

TABLE 12-9: PORTD REGISTER MAP FOR 100-PIN DEVICES ONLY

ess		6								Bits									
Virtual Addr (BF86_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0300	ANSELD	31:16	—	_		_	—	—	—	-	_		—						0000
0000	ANGLED	15:0	ANSD15	ANSD14	_	_	_	_	_	_	_	_	—	_	_	_	_	—	C000
0310	TRISD	31:16	—	_	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
	-	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	—	—	—	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FE3F
0320	PORTD	31:16	-	-	-	-	-	-	-	_	_		-	-	-	-	-	—	0000
		15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	_	_	_	RD5	RD4	RD3	RD2	RD1	RDU	XXXX
0330	LATD	31:16								_	_	_							0000
		31.16	LAIDIS		LAIDIS	LAIDIZ		LAIDIO	LAID9				LAIDS	LAID4	LAIDS	LAIDZ			0000
0340	ODCD	15.0	 ODCD15		 ODCD13	 ODCD12	 ODCD11												0000
		31.16	-	-	-	-	_	-	_	_	_		-	-	-	-	_	-	0000
0350	CNPUD	15:0	CNPUD15	CNPUD14	CNPUD13	CNPUD12	CNPUD11	CNPUD10	CNPUD9	_	_		CNPUD5	CNPUD4	CNPUD3	CNPUD2	CNPUD1	CNPUD0	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0360	CNPDD	15:0	CNPDD15	CNPDD14	CNPDD13	CNPDD12	CNPDD11	CNPDD10	CNPDD9	_	_		CNPDD5	CNPDD4	CNPDD3	CNPDD2	CNPDD1	CNPDD0	0000
		31:16	—	_		—	—	—	—	_	_	—	—					—	0000
0370	CNCOND	15:0	ON	_	_	_	EDGE DETECT	_	_	_	_	_	_	_	_	_	_	_	0000
0200		31:16	—	—	_	—	—	—	—	—	—	—	—	_	—	—	_	—	0000
0360	CINEIND	15:0	CNEND15	CNEND14	CNEND13	CNEND12	CNEND11	CNEND10	CNEND9			_	CNEND5	CNEND4	CNEND3	CNEND2	CNEND1	CNEND0	0000
		31:16	_	-		_	_	—	_			_	_					—	0000
0390	CNSTATD	15:0	CN STATD15	CN STATD14	CN STATD13	CN STATD12	CN STATD11	CN STATD10	CN STATD9	—	—	—	CN STATD5	CN STATD4	CN STATD3	CN STATD2	CN STATD1	CN STATD0	0000
0240		31:16	_		_	_	_	_	_	_	—	_	_	—	—	—	_	—	0000
0340	CININED	15:0	CNNED15	CNNED14	CNNED13	CNNED12	CNNED11	CNNED10	CNNED9	—	_	—	CNNED5	CNNED4	CNNED3	CNNED2	CNNED1	CNNED0	0000
03B0	CNED	31:16	—	_	—	_	—	-	—	—	—	—	—	_	_	_	_	-	0000
0360		15:0	CNFD15	CNFD14	CNFD13	CNFD12	CNFD11	CNFD10	CNFD9	_	_	_	CNFD5	CNFD4	CNFD3	CNFD2	CNFD1	CNFD0	0000

Legend:

x = Unknown value on Reset; — = Unimplemented, read as '0'; Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for Note 1: more information.

The timer source for each Output Compare module depends on the setting of the OCACLK bit in the CFG-CON register. The available configurations are shown in Table 18-1.

TABLE 18-1:	TIMER SOURCE
	CONFIGURATIONS

Output Compare Module	Timerx	Timery
OCACLK (CFGC	ON<16>) = 0	
OC1	Timer2	Timer3
•	•	•
•	•	•
•	•	•
OC9	Timer2	Timer3
OCACLK (CFGC	ON<16>) = 1	
OC1	Timer4	Timer5
OC2	Timer4	Timer5
OC3	Timer4	Timer5
OC4	Timer2	Timer3
OC5	Timer2	Timer3
OC6	Timer2	Timer3
OC7	Timer6	Timer7
OC8	Timer6	Timer7
OC9	Timer6	Timer7

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
04.04	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
31:24	—	—	—	—	—	—	—	—		
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
23:16	—	—	—	—	—	—	—	—		
45.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
15:8	—	—	—		T	XINTTHR<4:0>				
7.0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
7:0	_	_	_		RXINTTHR<4:0>					

REGISTER 20-7: SQI1INTTHR: SQI INTERRUPT THRESHOLD REGISTER

Legend:

- 5			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-13 Unimplemented: Read as '0'

bit 12-8 **TXINTTHR<4:0>:** Transmit Interrupt Threshold bits A transmit interrupt is set when the transmit FIFO has more space than the set number of bytes. For 16-bit mode, the value should be a multiple of 2.

bit 7-5 Unimplemented: Read as '0'

bit 4-0 RXINTTHR<4:0>: Receive Interrupt Threshold bits

A receive interrupt is set when the receive FIFO count is larger than or equal to the set number of bytes. For 16-bit mode, the value should be multiple of 2.

REGISTE	R 21-2: I2CxSTAT: I ² C STATUS REGISTER (CONTINUED)
bit 5	 D_A: Data/Address bit (when operating as I²C slave) 1 = Indicates that the last byte received was data 0 = Indicates that the last byte received was device address Hardware clear at device address match. Hardware set by reception of slave byte.
bit 4	 P: Stop bit 1 = Indicates that a Stop bit has been detected last 0 = Stop bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	 Start bit 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	 R_W: Read/Write Information bit (when operating as I²C slave) 1 = Read – indicates data transfer is output from slave 0 = Write – indicates data transfer is input to slave Hardware set or clear after reception of I²C device address byte.
bit 1	RBF: Receive Buffer Full Status bit 1 = Receive complete, I2CxRCV is full 0 = Receive not complete, I2CxRCV is empty Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit 1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty

Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
31.24	FEN	—	—	ADC4EN	ADC3EN	ADC2EN	ADC1EN	ADC0EN			
22:16	R/W-0	R-0, HS, HC	R-0, HS, HC	U-0	U-0	U-0	U-0	U-0			
23.10	FIEN	FRDY	FWROVERR	_	—	—	—				
15.0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0			
15:8	FCNT<7:0>										
7.0	R-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0			
7.0	FSIGN	—	—		_		ADCID<2:0>	•			

REGISTER 28-22: ADCFSTAT: ADC FIFO STATUS REGISTER

Legend:	HS = Hardware Set	HC = Hardware Cleared					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				

bit 31	FEN: FIFO Enable bit
	1 = FIFO is enabled
	0 = FIFO is disabled; no data is being saved into the FIFO
bit 30-29	Unimplemented: Read as '0'
bit 28-24	ADC4EN:ADC0EN: ADCx Enable bits ('x' = 0 through 4)
	1 = Converted output data of ADCx is stored in the FIFO
	0 = Converted output data of ADCx is not stored in the FIFO
	Note: While using FIFO, the output data is additionally stored in the respective output data register (ADCDATAx).
bit 23	FIEN: FIFO Interrupt Enable bit
	 1 = FIFO interrupts are enabled; an interrupt is generated once the FRDY bit is set 0 = FIFO interrupts are disabled
bit 22	FRDY: FIFO Data Ready Interrupt Status bit
	1 = FIFO has data to be read
	0 = No data is available in the FIFO
	Note: This bit is cleared when the FIFO output data in ADCFIFO has been read and there is no additional data ready in the FIFO (that is, the FIFO is empty).
bit 21	FWROVERR: FIFO Write Overflow Error Status bit
	 1 = A write overflow error in the FIFO has occurred (circular FIFO) 0 = A write overflow error in the FIFO has not occurred
	Note: This bit is cleared after ADCFSTAT<23:16> are read by software.
bit 15-8	FCNT<7:0>: FIFO Data Entry Count Status bit
	The value in these bits indicates the number of data entries in the FIFO.
bit 7	FSIGN: FIFO Sign Setting bit
	This bit reflects the sign of data stored in the ADCFIFO register.
bit 6-3	Unimplemented: Read as '0'
bit 2-0	ADCID<2:0>: ADCx Identifier bits ('x' = 0 through 4)
	These bits specify the ADC module whose data is stored in the FIFO.
	111 = Reserved
	110 = Reserved
	101 = Reserved
	•
	•
	•
	000 - Converted data of ADCO is stored in FIFO

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
51.24	_	_	_	_	—			_
00.40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	—	—	—	—	—	_	_	—
45.0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
15:8	—	—	—	—	LVL11	LVL10	LVL9	LVL8
7.0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
7:0	LVL7	LVL6	LVL5	LVL4	LVL3	LVL2	LVL1	LVL0

REGISTER 28-26: ADCTRGSNS: ADC TRIGGER LEVEL/EDGE SENSITIVITY REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-12 Unimplemented: Read as '0'

- bit 11 LVL11:LVL0: Trigger Level and Edge Sensitivity bits
 - 1 = Analog input is sensitive to the high level of its trigger (level sensitivity implies retriggering as long as the trigger signal remains high)
 - 0 = Analog input is sensitive to the positive edge of its trigger (this is the value after a reset)

Note 1: This register specifies the trigger level for analog inputs 0 to 31.

2: The higher analog input ID belongs to Class 3, and therefore, is only scan triggered. All Class 3 analog inputs use the Scan Trigger, for which the level/edge is defined by the STRGLVL bit (ADCCON1<3>).

|--|

ess										Bits	6								
Virtual Addr (BF88_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
		31:16	FLTEN15	MSEL1	5<1:0>			FSEL15<4:0	>		FLTEN14	MSEL1	4<1:0>		F	SEL14<4:0:	>		0000
00F0	C1FLICON3	15:0	FLTEN13	MSEL1	3<1:0>			FSEL13<4:0	>		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0:	>		0000
0400		31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0:	>		0000
0100	CIFLICON4	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0:	>		0000
0110		31:16	FLTEN23	MSEL2	3<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	22<1:0>		F	SEL22<4:0:	>		0000
0110	CIFLICONS	15:0	FLTEN21	MSEL2	21<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	20<1:0>		F	SEL20<4:0:	>		0000
0120		31:16	FLTEN27	MSEL2	?<1:0>			FSEL27<4:0	>		FLTEN26	MSEL2	26<1:0>		F	SEL26<4:0:	>		0000
0120	CIFLICONO	15:0	FLTEN25	MSEL2	25<1:0>			FSEL25<4:0	>		FLTEN24	MSEL2	24<1:0>		F	SEL24<4:0:	>		0000
0120		31:16	FLTEN31	MSEL3	81<1:0>			FSEL31<4:0	>		FLTEN30	MSEL3	80<1:0>		F	SEL30<4:0:	>		0000
0130	CIFLICON	15:0	FLTEN29	MSEL2	9<1:0>			FSEL29<4:0	>		FLTEN28	MSEL2	28<1:0>		F	SEL28<4:0:	>		0000
0140-	C1RXFn	31:16						SID<10:0>							EXID	-	EID<1	7:16>	xxxx
0330	(n = 0-31)	15:0								EID<15	5:0>								xxxx
0240		31:16									-21.0								0000
0340	CIFIFUBA	15:0								CIFIFUBA	<31.0>								0000
0350	C1FIFOCONn	31:16	—	_	_	—	_	—	—	—	_	_	—			FSIZE<4:0>			0000
0000	(n = 0)	15:0	—	FRESET	UINC	DONLY	_	—	—	—	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPR	<1:0>	0000
0360	C1FIFOINTn	31:16	_	_	_	_	—	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	_	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
	(n = 0)	15:0	_	—	_	—	—	TXNFULLIF	TXHALFIF	TXEMPTYIF	—	—	—	—	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
0370	C1FIFOUAn	31:16								C1FIFOUA	<31.0>								0000
00.0	(n = 0)	15:0								0.1.1.00/					1	1	1	1	0000
0380	C1FIFOCIn	31:16	_	_	_	—	_	-	-	—	_	_	_	—	_	-	-	-	0000
	(n = 0)	15:0	_	_	_	—	_	—	—	—	_	_	—		C	1FIFOCI<4:)>		0000
		31:16	_	—	—	—	—	-	—	—	—	—	—		T	FSIZE<4:0>	r —		0000
		15:0	_	FRESET	UINC	DONLY	—	-	—	—	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPR	<1:0>	0000
		31:16	_	_	_	_	—	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	_	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
0390- 0B40	C1FIFOUNT C1FIFOUAn C1FIFOCIn	15:0	-	—	—	—	—	TXNFULLIF	TXHALFIF	TXEMPTYIF	—	—	—	—	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
	(n = 1-31)	31:16								C1FIFOUA	<31.0>								0000
		15:0								5								1	0000
		31:16	_	_	_		_	-	—	_	_	_	_	_	-	-	-	-	0000
1		15:0		_	_	_	_	_	—			_	_		C.	1FIFOCI<4:()>		0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information. Note 1:

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 25/16/8/0
21.24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31:24	—	—	—	—	—	—	—	—
22:16	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23.10	—	—	—	—	—	—	—	—
	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
15:8	—	EXCESS DFR	BPNOBK OFF	NOBK OFF	—	—	LONGPRE	PUREPRE
	R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
7:0	AUTO PAD ^(1,2)	VLAN PAD ^(1,2)	PAD ENABLE ^(1,3)	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX

REGISTER 30-24: EMAC1CFG2: ETHERNET CONTROLLER MAC CONFIGURATION 2 REGISTER

Legend:

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ad as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-15 Unimplemented: Read as '0'

bit 14 **EXCESSDER:** Excess Defer bit

- 1 = The MAC will defer to carrier indefinitely as per the Standard
- 0 = The MAC will abort when the excessive deferral limit is reached

bit 13 BPNOBKOFF: Backpressure/No Backoff bit

- 1 = The MAC after incidentally causing a collision during backpressure will immediately retransmit without backoff reducing the chance of further collisions and ensuring transmit packets get sent
- 0 = The MAC will not remove the backoff

bit 12 NOBKOFF: No Backoff bit

- 1 = Following a collision, the MAC will immediately retransmit rather than using the Binary Exponential Backoff algorithm as specified in the Standard
- 0 = Following a collision, the MAC will use the Binary Exponential Backoff algorithm
- bit 11-10 Unimplemented: Read as '0'
- bit 9 LONGPRE: Long Preamble Enforcement bit
 - 1 = The MAC only allows receive packets which contain preamble fields less than 12 bytes in length
 - 0 = The MAC allows any length preamble as per the Standard

bit 8 **PUREPRE:** Pure Preamble Enforcement bit

- 1 = The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded
- 0 = The MAC does not perform any preamble checking

bit 7 AUTOPAD: Automatic Detect Pad Enable bit^(1,2)

- 1 = The MAC will automatically detect the type of frame, either tagged or untagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly
- 0 = The MAC does not perform automatic detection
- Note 1: Table 30-6 provides a description of the pad function based on the configuration of this register.
 - 2: This bit is ignored if the PADENABLE bit is cleared.
 - **3:** This bit is used in conjunction with the AUTOPAD and VLANPAD bits.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
21.24	U-0	U-0						
31.24	—	_	—	—	—	-	—	—
23:16	U-0	U-0						
	—	_	—	—	—	-	—	—
15.0	U-0	U-0						
15:8	—	_	—	—	—	-	—	—
7.0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
7:0			—	_	_	TESTBP	TESTPAUSE ⁽¹⁾	SHRTQNTA ⁽¹⁾

REGISTER 30-30: EMAC1TEST: ETHERNET CONTROLLER MAC TEST REGISTER

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-3 Unimplemented: Read as '0'

- bit 2 TESTBP: Test Backpressure bit
 - 1 = The MAC will assert backpressure on the link. Backpressure causes preamble to be transmitted, raising carrier sense. A transmit packet from the system will be sent during backpressure.
 0 = Normal operation

bit 1 **TESTPAUSE:** Test PAUSE bit⁽¹⁾

1 = The MAC Control sub-layer will inhibit transmissions, just as if a PAUSE Receive Control frame with a non-zero pause time parameter was received

0 = Normal operation

bit 0 SHRTQNTA: Shortcut PAUSE Quanta bit⁽¹⁾

1 = The MAC reduces the effective PAUSE Quanta from 64 byte-times to 1 byte-time

0 = Normal operation

Note 1: This bit is only used for testing purposes.

Note: Both 16-bit and 32-bit accesses are allowed to these registers (including the SET, CLR and INV registers). 8-bit accesses are not allowed and are ignored by the hardware.

TABLE 33-2: PERIPHERAL MODULE DISABLE REGISTER SUMMARY

ess			Bits																
Virtual Addr (BF80_#)	Register Name ⁽¹⁾	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0040	DMD1	31:16	_		_		—	-	_			—	_				—	_	0000
0040	0040 PIVIDT	15:0	_	_	—	CVRMD	—	_	—	-	_	—	—	_	_	_	—	ADCMD	0000
0050	0050 PMD2 31:1 15:0	31:16	_		—		_		_			—	_				_		0000
0050		15:0	_	—	-	_	-	_	—	—	—	—	-	—	_	_	CMP2MD	CMP1MD	0000
0060	DMD2	31:16	_	_	-	_	_	_	_	OC9MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
0060	PIVIDS	15:0	_	_	-	_	_	_	_	IC9MD	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	0000
0070	0070 PMD4 31:16 15:0	31:16	_		_				_		_	—	_	_	-				0000
0070		15:0		-	—	-	—	-	_	T9MD	T8MD	T7MD	T6MD	T5MD	T4MD	T3MD	T2MD	T1MD	0000
0080	DMDE	31:16		-	CAN2MD	CAN1MD	—	-	_	USBMD		_		I2C5MD	I2C4MD	I2C3MD	I2C2MD	I2C1MD	0000
0080	PIVIDS	15:0	_	—	SPI6MD	SPI5MD	SPI4MD	SPI3MD	SPI2MD	SPI1MD	—	—	U6MD	U5MD	U4MD	U3MD	U2MD	U1MD	0000
0000	DMDG	31:16	_	_	-	ETHMD	_	_	_	_	SQI1MD	_		_	_	_	EBIMD	PMPMD	0000
0090	PIVIDO	15:0	_	_	-	_	REFO4MD	REFO3MD	REFO2MD	REFO1MD	_	_		_	_	_	_	RTCCMD	0000
0040	DMDZ	31:16	_		_	_	_	_	_	_	_	CRYPTMD	_	RNGMD	_	_	_	_	0000
UUAU PMD7	15:0	_	_	_	_	_	_	_			_	_	DMAMD		_	_	_	0000	

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.3 "CLR, SET, and INV Registers" for more information.

REGISTER 34-4: DEVCFG1/ADEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

- 10100 = 1:1048576
- 10011 = 1:524288 10010 = 1:262144 10001 = 1:13107210000 = 1:65536 01111 = 1:3276801110 = 1:16384 01101 = 1:8192 01100 = 1:4096 01011 = 1:2048 01010 = 1:102401001 = 1:512 01000 = 1:25600111 = 1:128 00110 **= 1:64** 00101 = 1:3200100 = 1:1600011 = 1:8 00010 = 1:4
- 00010 = 1.400001 = 1.2
- 000001 = 1.2000000 = 1.1

All other combinations not shown result in operation = 10100

- bit 15-14 FCKSM<1:0>: Clock Switching and Monitoring Selection Configuration bits
 - 11 = Clock switching is enabled and clock monitoring is enabled
 - 10 = Clock switching is disabled and clock monitoring is enabled
 - 01 = Clock switching is enabled and clock monitoring is disabled
 - 00 = Clock switching is disabled and clock monitoring is disabled
- bit 13-11 Reserved: Write as '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output disabled
 - 0 = CLKO output signal active on the OSC2 pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Posc disabled
 - 10 = HS Oscillator mode selected
 - 01 = Reserved
 - 00 = EC mode selected
- bit 7 IESO: Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)

bit 6 FSOSCEN: Secondary Oscillator Enable bit

- 1 = Enable Sosc
- 0 = Disable Sosc
- bit 5-3 **DMTINTV<2:0>:** Deadman Timer Count Window Interval bits
 - 111 = Window/Interval value is 127/128 counter value
 - 110 = Window/Interval value is 63/64 counter value
 - 101 = Window/Interval value is 31/32 counter value
 - 100 = Window/Interval value is 15/16 counter value
 - 011 = Window/Interval value is 7/8 counter value
 - 010 = Window/Interval value is 3/4 counter value
 - 001 = Window/Interval value is 1/2 counter value
 - 000 = Window/Interval value is zero

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0			
21.24	R	R	R	R	R	R	R	R			
31.24	ADCFG<31:24>										
00.40	R	R	R	R	R	R	R	R			
23.10	ADCFG<23:16>										
15.0	R	R	R	R	R	R	R	R			
15.0	ADCFG<15:8>										
7:0	R	R	R	R	R	R	R	R			
7.0		ADCFG<7:0>									

REGISTER 34-13: DEVADCx: DEVICE ADC CALIBRATION WORD 'x' ('x' = 0-4, 7)

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, r	ead as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 31-0 ADCFG<31:0>: Calibration Data for the ADC Module bits

This data must be copied to the corresponding ADCxCFG register. Refer to **28.0** "**12-bit High-Speed Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC)**" for more information.

36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

36.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]